# МICROCHIP MCP4802/4812/4822

# 8/10/12-Bit Dual Voltage Output Digital-to-Analog Converter with Internal V<sub>REF</sub> and SPI Interface

# Features

- MCP4802: Dual 8-Bit Voltage Output DAC
- MCP4812: Dual 10-Bit Voltage Output DAC
- MCP4822: Dual 12-Bit Voltage Output DAC
- Rail-to-Rail Output
- SPI Interface with 20 MHz Clock Support
- Simultaneous Latching of the Dual DACs with LDAC pin
- Fast Settling Time of 4.5 µs
- Selectable Unity or 2x Gain Output
- 2.048V Internal Voltage Reference
- 50 ppm/°C V<sub>REF</sub> Temperature Coefficient
- 2.7V to 5.5V Single-Supply Operation
- Extended Temperature Range: -40°C to +125°C

# Applications

- Set Point or Offset Trimming
- Sensor Calibration
- Precision Selectable Voltage Reference
- Portable Instrumentation (Battery-Powered)
- Calibration of Optical Communication Devices

# Related Products<sup>(1)</sup>

P/N	DAC Resolution	No. of Channels	Voltage Reference (V <sub>REF</sub> )
MCP4801	8	1	
MCP4811	10	1	
MCP4821	12	1	Internal
MCP4802	8	2	(2.048V)
MCP4812	10	2	
MCP4822	12	2	
MCP4901	8	1	
MCP4911	10	1	
MCP4921	12	1	
MCP4902	8	2	External
MCP4912	10	2	
MCP4922	12	2	

Note 1: The products listed here have similar AC/DC performances.

# Description

The MCP4802/4812/4822 devices are dual 8-bit, 10-bit and 12-bit buffered voltage output Digital-to-Analog Converters (DACs), respectively. The devices operate from a single 2.7V to 5.5V supply with SPI compatible Serial Peripheral Interface.

The devices have a high precision internal voltage reference ( $V_{REF} = 2.048V$ ). The user can configure the full-scale range of the device to be 2.048V or 4.096V by setting the Gain Selection Option bit (gain of 1 of 2).

Each DAC channel can be operated in Active or Shutdown mode individually by setting the Configuration register bits. In Shutdown mode, most of the internal circuits in the shutdown channel are turned off for power savings and the output amplifier is configured to present a known high resistance output load (500 k $\Omega$ , typical).


The devices include double-buffered registers, allowing <u>synchronous</u> updates of two DAC outputs using the LDAC pin. These devices also incorporate a Power-on Reset (POR) circuit to ensure reliable powerup.

The devices utilize a resistive string architecture, with its inherent advantages of low DNL error, low ratio metric temperature coefficient and fast settling time. These devices are specified over the extended temperature range (+125°C).

The devices provide high accuracy and low noise performance for consumer and industrial applications where calibration or compensation of signals (such as temperature, pressure and humidity) are required.


The MCP4802/4812/4822 devices are available in the PDIP, SOIC and MSOP packages.

# Package Types



# MCP4802/4812/4822

# **Block Diagram**



# 1.0 ELECTRICAL CHARACTERISTICS

# Absolute Maximum Ratings †

V <sub>DD</sub>
All inputs and outputs $V_{SS}\!-\!0.3V$ to $V_{DD}\!+\!0.3V$
Current at Input Pins±2 mA
Current at Supply Pins±50 mA
Current at Output Pins±25 mA
Storage temperature65°C to +150°C
Ambient temp. with power applied55°C to +125°C
ESD protection on all pins $\geq 4$ kV (HBM), $\geq 400V$ (MM)
Maximum Junction Temperature (T <sub>J</sub> )+150°C

**† Notice:** Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

# **ELECTRICAL CHARACTERISTICS**

Electrical Specifications: Unles Output Buffer Gain (G) = 2x, R <sub>L</sub> =	s otherwise ir = 5 kΩ to GNE	ndicated, $C_1 = 10$	V <sub>DD</sub> = 5V, V <sub>S</sub> 00 pF. T <sub>4</sub> = -4	<sub>S</sub> = 0V, V <sub>R</sub> 0 to +85°C	<sub>EF</sub> = 2.048V, C. Typical valu	ues are at +25°C.
Parameters	Sym	Min	Тур	Max	Units	Conditions
Power Requirements						
Input Voltage	V <sub>DD</sub>	2.7	_	5.5	V	
Input Current	I <sub>DD</sub>	—	415	750	μA	All digital inputs are grounded, all analog outputs (V <sub>OUT</sub> ) are unloaded. Code = 0x000h
Software Shutdown Current	I <sub>SHDN_SW</sub>	—	3.3	6	μA	
Power-on Reset Threshold	V <sub>POR</sub>	—	2.0	—	V	
DC Accuracy						
MCP4802						
Resolution	n	8	—	_	Bits	
INL Error	INL	-1	±0.125	1	LSb	
DNL	DNL	-0.5	±0.1	+0.5	LSb	Note 1
MCP4812						
Resolution	n	10	_	—	Bits	
INL Error	INL	-3.5	±0.5	3.5	LSb	
DNL	DNL	-0.5	±0.1	+0.5	LSb	Note 1
MCP4822						
Resolution	n	12	—	_	Bits	
INL Error	INL	-12	±2	12	LSb	
DNL	DNL	-0.75	±0.2	+0.75	LSb	Note 1
Offset Error	V <sub>OS</sub>	-1	±0.02	1	% of FSR	Code = 0x000h
Offset Error Temperature	V <sub>OS</sub> /°C	—	0.16	—	ppm/°C	-45°C to +25°C
Coefficient		—	-0.44	—	ppm/°C	+25°C to +85°C
Gain Error	9 <sub>E</sub>	-2	-0.10	2	% of FSR	Code = 0xFFFh, not including offset error
Gain Error Temperature Coefficient	∆G/°C	—	-3	—	ppm/°C	

Note 1: Guaranteed monotonic by design over all codes.

2: This parameter is ensured by design, and not 100% tested.

<sup>© 2010-2015</sup> Microchip Technology Inc.

<b>Electrical Specifications:</b> Unle Output Buffer Gain (G) = $2x$ , R <sub>L</sub>	ss otherwise in = 5 k $\Omega$ to GNE	ndicated, D, C <sub>L</sub> = 1	$V_{DD} = 5V, V_{SS}$ 00 pF, T <sub>A</sub> = -40	<sub>S</sub> = 0V, V <sub>R</sub> 0 to +85°C	<sub>EF</sub> = 2.048V, . Typical val	ues are at +25°C.
Parameters	Sym	Min	Тур	Max	Units	Conditions
Internal Voltage Reference	(V <sub>REF</sub> )					
Internal Reference Voltage	V <sub>REF</sub>	2.008	2.048	2.088	V	V <sub>OUTA</sub> when G = 1x and Code = 0xFFFh
Temperature Coefficient	$\Delta V_{REF} / C$	_	125	325	ppm/°C	-40°C to 0°C
(Note 2)		_	0.25	0.65	LSb/°C	-40°C to 0°C
		_	45	160	ppm/°C	0°C to +85°C
		_	0.09	0.32	LSb/°C	0°C to +85°C
Output Noise (V <sub>REF</sub> Noise)	E <sub>NREF</sub> (0.1- 10 Hz)		290	_	μV <sub>p-p</sub>	Code = 0xFFFh, G = 1x
Output Noise Density	e <sub>NREF</sub> (1 kHz)		1.2		µV/√Hz	Code = 0xFFFh, G = 1x
	e <sub>NREF</sub> (10 kHz)	_	1.0	_	µV/√Hz	Code = 0xFFFh, G = 1x
1/f Corner Frequency	<b>f</b> CORNER	_	400	_	Hz	
Output Amplifier	•					
Output Swing	V <sub>OUT</sub>	_	0.01 to V <sub>DD</sub> -0.04	_	V	Accuracy is better than 1 LSb for $V_{OUT} = 10 \text{ mV}$ to $(V_{DD}-40 \text{ mV})$
Phase Margin	PM	_	66		Degree (°)	$C_L$ = 400 pF, $R_L$ = $\infty$
Slew Rate	SR	—	0.55		V/µs	
Short Circuit Current	I <sub>SC</sub>	—	15	24	mA	
Settling Time	t <sub>SETTLING</sub>	_	4.5	_	μs	Within 1/2 LSb of final value from 1/4 to 3/4 full-scale range

# Dynamic Performance (Note 2)

Dynamie i enemianee (nee					
DAC-to-DAC Crosstalk	_	<10	—	nV-s	
Major Code Transition Glitch		45	_	nV-s	1 LSb change around major carry (01111111 to 10000000)
Digital Feedthrough	_	<10	—	nV-s	
Analog Crosstalk	_	<10	—	nV-s	

**Note 1:** Guaranteed monotonic by design over all codes.

2: This parameter is ensured by design, and not 100% tested.

# ELECTRICAL CHARACTERISTIC WITH EXTENDED TEMPERATURE

**Electrical Specifications:** Unless otherwise indicated,  $V_{DD} = 5V$ ,  $V_{SS} = 0V$ ,  $V_{REF} = 2.048V$ , Output Buffer Gain (G) = 2x,  $R_L = 5 k\Omega$  to GND,  $C_L = 100 \text{ pF}$ . Typical values are at +125°C by characterization or simulation.

$R_L = 5 \text{ k}\Omega \text{ to GND}, C_L = 100 \text{ pF}.$	Typical values ar	e at +12	5°C by charac	terization	or simulation.	1
Parameters	Sym	Min	Тур	Мах	Units	Conditions
Power Requirements						
Input Voltage	V <sub>DD</sub>	2.7		5.5	V	
Input Current	I <sub>DD</sub>	_	440	_	μA	All digital inputs are grounded, all analog outputs ( $V_{OUT}$ ) are unloaded. Code = 0x000h.
Software Shutdown Current	I <sub>SHDN_SW</sub>	—	5	—	μA	
Power-On Reset threshold	V <sub>POR</sub>	—	1.85	—	V	
DC Accuracy						
MCP4802						
Resolution	n	8	_	—	Bits	
INL Error	INL	_	±0.25	_	LSb	
DNL	DNL	_	±0.2	—	LSb	Note 1
MCP4812						
Resolution	n	10	_	_	Bits	
INL Error	INL	_	±1	_	LSb	
DNL	DNL	_	±0.2	_	LSb	Note 1
MCP4822				•		
Resolution	n	12	—	_	Bits	
INL Error	INL	_	±4		LSb	
DNL	DNL	_	±0.25	_	LSb	Note 1
Offset Error	V <sub>OS</sub>	_	±0.02		% of FSR	Code = 0x000h
Offset Error Temperature Coefficient	V <sub>OS</sub> /°C		-5	—	ppm/°C	+25°C to +125°C
Gain Error	9 <sub>E</sub>	_	-0.10	—	% of FSR	Code = 0xFFFh, not including offset error
Gain Error Temperature Coefficient	∆G/°C	_	-3	—	ppm/°C	
Internal Voltage Reference	(V <sub>REF</sub> )					·
Internal Reference Voltage	V <sub>REF</sub>	_	2.048	—	V	$V_{OUTA}$ when G = 1x and Code = 0xFFFh
Temperature Coefficient	∆V <sub>REF</sub> /°C	_	125	—	ppm/°C	-40°C to 0°C
(Note 2)		_	0.25	—	LSb/°C	-40°C to 0°C
		_	45	—	ppm/°C	0°C to +85°C
			0.09	—	LSb/°C	0°C to +85°C
Output Noise (V <sub>REF</sub> Noise)	E <sub>NREF</sub> (0.1 – 10 Hz)	_	290	-	μV <sub>p-p</sub>	Code = 0xFFFh, G = 1x
Output Noise Density	e <sub>NREF</sub> (1 kHz)	_	1.2		µV/√Hz	Code = 0xFFFh, G = 1x
	e <sub>NREF</sub> (10 kHz)	—	1.0	_	µV/√Hz	Code = 0xFFFh, G = 1x
1/f Corner Frequency	f <sub>CORNER</sub>	_	400	—	Hz	

Note 1: Guaranteed monotonic by design over all codes.

**2:** This parameter is ensured by design, and not 100% tested.

<sup>© 2010-2015</sup> Microchip Technology Inc.

# ELECTRICAL CHARACTERISTIC WITH EXTENDED TEMPERATURE (CONTINUED)

**Electrical Specifications:** Unless otherwise indicated,  $V_{DD} = 5V$ ,  $V_{SS} = 0V$ ,  $V_{REF} = 2.048V$ , Output Buffer Gain (G) = 2x,  $R_L = 5 k\Omega$  to GND,  $C_L = 100 \text{ pF}$ . Typical values are at +125°C by characterization or simulation.

Parameters	Sym	Min	Тур	Мах	Units	Conditions
Output Amplifier						I
Output Swing	V <sub>OUT</sub>	_	0.01 to V <sub>DD</sub> -0.04		V	Accuracy is better than 1 LSb for $V_{OUT} = 10 \text{ mV}$ to $(V_{DD} - 40 \text{ mV})$
Phase Margin	PM	—	66	_	Degree (°)	$C_L$ = 400 pF, $R_L$ = $\infty$
Slew Rate	SR	—	0.55	_	V/µs	
Short Circuit Current	I <sub>SC</sub>	—	17	_	mA	
Settling Time	t <sub>SETTLING</sub>	—	4.5	_	μs	Within 1/2 LSb of final value from 1/4 to 3/4 full-scale range
Dynamic Performance (No	ote 2)	-				
DAC-to-DAC Crosstalk		_	<10	_	nV-s	
Major Code Transition Glitch		_	45	_	nV-s	1 LSb change around major carry (01111111 to 10000000)
Digital Feedthrough		_	<10	_	nV-s	
Analog Crosstalk		—	<10		nV-s	

Note 1: Guaranteed monotonic by design over all codes.

2: This parameter is ensured by design, and not 100% tested.

# AC CHARACTERISTICS (SPI TIMING SPECIFICATIONS)

<b>Electrical Specifications:</b> Unle Typical values are at +25°C.	ess otherwis	e indicated	, V <sub>DD</sub> = 2.7	V – 5.5V,	T <sub>A</sub> = -40	to +125°C.
Parameters	Sym	Min	Тур	Max	Units	Conditions
Schmitt Trigger High-Level Input Voltage (All digital input pins)	V <sub>IH</sub>	0.7 V <sub>DD</sub>	_		V	
Schmitt Trigger Low-Level Input Voltage (All digital input pins)	V <sub>IL</sub>	_	—	0.2 V <sub>DD</sub>	V	
Hysteresis of Schmitt Trigger Inputs	V <sub>HYS</sub>	_	0.05 V <sub>DD</sub>	_	V	
Input Leakage Current	I <sub>LEAKAGE</sub>	-1	—	1	μΑ	$\overline{\text{LDAC}} = \overline{\text{CS}} = \text{SDI} = \text{SCK} = V_{\text{DD}} \text{ or } V_{\text{SS}}$
Digital Pin Capacitance (All inputs/outputs)	C <sub>IN</sub> , C <sub>OUT</sub>	_	10	_	pF	V <sub>DD</sub> = 5.0V, T <sub>A</sub> = +25°C, f <sub>CLK</sub> = 1 MHz <b>(Note 1)</b>
Clock Frequency	F <sub>CLK</sub>	_	—	20	MHz	T <sub>A</sub> = +25°C (Note 1)
Clock High Time	t <sub>HI</sub>	15	—	_	ns	Note 1
Clock Low Time	t <sub>LO</sub>	15	—		ns	Note 1
CS Fall to First Rising CLK Edge	t <sub>CSSR</sub>	40	_		ns	Applies only when CS falls with CLK high. (Note 1)
Data Input Setup Time	t <sub>SU</sub>	15	—	_	ns	Note 1
Data Input Hold Time	t <sub>HD</sub>	10		—	ns	Note 1
SCK Rise to $\overline{CS}$ Rise Hold Time	t <sub>CHS</sub>	15	_		ns	Note 1

**Note 1:** This parameter is ensured by design and not 100% tested.

# AC CHARACTERISTICS (SPI TIMING SPECIFICATIONS)

**Electrical Specifications:** Unless otherwise indicated,  $V_{DD} = 2.7V - 5.5V$ ,  $T_A = -40$  to +125°C. Typical values are at +25°C.

Typical values are at +25 C.						
Parameters	Sym	Min	Тур	Max	Units	Conditions
CS High Time	t <sub>CSH</sub>	15	—	—	ns	Note 1
LDAC Pulse Width	t <sub>LD</sub>	100	—	_	ns	Note 1
LDAC Setup Time	t <sub>LS</sub>	40	—	—	ns	Note 1
SCK Idle Time before $\overline{CS}$ Fall	t <sub>IDLE</sub>	40	—	—	ns	Note 1

Note 1: This parameter is ensured by design and not 100% tested.




FIGURE 1-1: SPI In

SPI Input Timing Data.

# **TEMPERATURE CHARACTERISTICS**

Parameters	Sym	Min	Тур	Max	Units	Conditions
Temperature Ranges						
Specified Temperature Range	Τ <sub>Α</sub>	-40	—	+125	°C	
Operating Temperature Range	Τ <sub>Α</sub>	-40	_	+125	°C	Note 1
Storage Temperature Range	T <sub>A</sub>	-65	_	+150	°C	
Thermal Package Resistances						
Thermal Resistance, 8L-MSOP	$\theta_{JA}$	—	211	—	°C/W	
Thermal Resistance, 8L-PDIP	$\theta_{JA}$	_	90		°C/W	
Thermal Resistance, 8L-SOIC	$\theta_{JA}$	_	150	—	°C/W	

**Note 1:** The MCP4802/4812/4822 devices operate over this extended temperature range, but with reduced performance. Operation in this range must not cause T<sub>J</sub> to exceed the maximum junction temperature of +150°C.

NOTES:

#### 2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

**Note:** Unless otherwise indicated,  $T_A = +25^{\circ}C$ ,  $V_{DD} = 5V$ ,  $V_{SS} = 0V$ ,  $V_{REF} = 2.048V$ , Gain = 2x,  $R_L = 5 \text{ k}\Omega$ ,  $C_L = 100 \text{ pF}$ .




FIGURE 2-1:

DNL vs. Code (MCP4822).




FIGURE 2-2: DNL vs. Code and Temperature (MCP4822).




FIGURE 2-3: Absolute DNL vs. Temperature (MCP4822).




FIGURE 2-4: INL vs. Code and Temperature (MCP4822).





FIGURE 2-5: Absolute INL vs. Temperature (MCP4822).



Note: Single device graph for illustration of 64 code effect.

# MCP4802/4812/4822




FIGURE 2-7: DNL vs. Code and Temperature (MCP4812).




FIGURE 2-8: INL vs. Code and Temperature (MCP4812).




FIGURE 2-9: DNL vs. Code and Temperature (MCP4802).






FIGURE 2-10: INL vs. Code and Temperature (MCP4802).



**FIGURE 2-11:** Full-Scale  $V_{OUTA}$  vs. Ambient Temperature and  $V_{DD}$ . Gain = 1x.



**FIGURE 2-12:** Full-Scale  $V_{OUTA}$  vs. Ambient Temperature and  $V_{DD}$ . Gain = 2x.

# MCP4802/4812/4822




FIGURE 2-13: Output Noise Voltage Density (V<sub>RFF</sub> Noise Density) vs. Frequency. Gain = 1x.




FIGURE 2-14: Output Noise Voltage  $(V_{RFF}$  Noise Voltage) vs. Bandwidth. Gain = 1x.





FIGURE 2-15:

I<sub>DD</sub> vs. Temperature and V<sub>DD</sub>.



 $I_{DD}$  Histogram (V<sub>DD</sub> = 2.7V). FIGURE 2-16:







FIGURE 2-17:  $I_{DD}$  Histogram ( $V_{DD} = 5.0V$ ).




**FIGURE 2-18:** Software Shutdown Current vs. Temperature and V<sub>DD</sub>.




**FIGURE 2-19:** Offset Error vs. Temperature and V<sub>DD</sub>.




**FIGURE 2-20:** Gain Error vs. Temperature and V<sub>DD</sub>.





**FIGURE 2-21:**  $V_{IN}$  High Threshold vs. Temperature and  $V_{DD}$ .




**FIGURE 2-22:**  $V_{IN}$  Low Threshold vs. Temperature and  $V_{DD}$ .








**FIGURE 2-24:** V<sub>OUT</sub> High Limit vs.Temperature and V<sub>DD</sub>.



**FIGURE 2-25:**  $V_{OUT}$  Low Limit vs. Temperature and  $V_{DD}$ .



**FIGURE 2-26:**  $I_{OUT}$  High Short vs. Temperature and  $V_{DD}$ .





FIGURE 2-27:  $I_{OUT}$  vs.  $V_{OUT}$ . Gain = 2x.

# MCP4802/4812/4822

**Note:** Unless otherwise indicated,  $T_A = +25^{\circ}C$ ,  $V_{DD} = 5V$ ,  $V_{SS} = 0V$ ,  $V_{REF} = 2.048V$ , Gain = 2x,  $R_L = 5 \text{ k}\Omega$ ,  $C_L = 100 \text{ pF}$ .










FIGURE 2-29:

V<sub>OUT</sub> Fall Time.













FIGURE 2-32: V<sub>OL</sub> Shutdown.

V<sub>OUT</sub> Rise Time Exit





# 3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

MCP4802/4812/4822	Symbol	Description			
MSOP, PDIP, SOIC	Symbol	Description			
1	V <sub>DD</sub>	Supply Voltage Input (2.7V to 5.5V)			
2	CS	Chip Select Input			
3	SCK	Serial Clock Input			
4	SDI	Serial Data Input			
5	LDAC	Synchronization Input. This pin is used to transfer DAC settings (Input Registers) to the output registers ( $V_{OUT}$ )			
6	V <sub>OUTB</sub>	DAC <sub>B</sub> Output			
7	V <sub>SS</sub>	Ground reference point for all circuitry on the device			
8	V <sub>OUTA</sub>	DAC <sub>A</sub> Output			

#### TABLE 3-1: PIN FUNCTION TABLE FOR MCP4802/4812/4822

# 3.1 Supply Voltage Pins (V<sub>DD.</sub> V<sub>SS</sub>)

 $V_{DD}$  is the positive supply voltage input pin. The input supply voltage is relative to  $V_{SS}$  and can range from 2.7V to 5.5V. The power supply at the  $V_{DD}$  pin should be as clean as possible for a good DAC performance. It is recommended to use an appropriate bypass capacitor of about 0.1 µF (ceramic) to ground. An additional 10 µF capacitor (tantalum) in parallel is also recommended to further attenuate high-frequency noise present in application boards.

 $V_{\rm SS}$  is the analog ground pin and the current return path of the device. The user must connect the  $V_{\rm SS}$  pin to a ground plane through a low-impedance connection. If an analog ground path is available in the application Printed Circuit Board (PCB), it is highly recommended that the  $V_{\rm SS}$  pin be tied to the analog ground path or isolated within an analog ground plane of the circuit board.

# 3.2 Chip Select (CS)

CS is the Chip Select input pin, which requires an active-low to enable serial clock and data functions.

# 3.3 Serial Clock Input (SCK)

SCK is the SPI compatible serial clock input pin.

# 3.4 Serial Data Input (SDI)

SDI is the SPI compatible serial data input pin.

# 3.5 Latch DAC Input (LDAC)

**LDAC** (latch DAC synchronization input) pin is used to transfer the input latch registers to their corresponding DAC registers (output latches,  $V_{OUT}$ ). When this pin is low, both  $V_{OUTA}$  and  $V_{OUTB}$  are updated at the same time with their input register contents. This pin can be tied to low ( $V_{SS}$ ) if the  $V_{OUT}$  update is desired at the rising edge of the  $\overline{CS}$  pin. This pin can be driven by an external control device such as an MCU I/O pin.

# 3.6 Analog Outputs (V<sub>OUTA</sub>, V<sub>OUTB</sub>)


 $V_{OUTA}$  is the DAC A output pin, and  $V_{OUTB}$  is the DAC B output pin. Each output has its own output amplifier. The full-scale range of the DAC output is from  $V_{SS}$  to G\*  $V_{REF}$ , where G is the gain selection option (1x or 2x). The DAC analog output cannot go higher than the supply voltage ( $V_{DD}$ ). NOTES:

# 4.0 GENERAL OVERVIEW

The MCP4802, MCP4812 and MCP4822 are dual voltage output 8-bit, 10-bit and 12-bit DAC devices, respectively. These devices include rail-to-rail output amplifiers, internal voltage reference, shutdown and reset-management circuitry. The devices use an SPI serial communication interface and operate with a single supply voltage from 2.7V to 5.5V.

The DAC input coding of these devices is straight binary. Equation 4-1 shows the DAC analog output voltage calculation.

EQUATION 4-1: ANALOG OUTPUT VOLTAGE (V<sub>OUT</sub>)



The ideal output range of each device is:

#### • MCP4802 (n = 8)

(a) 0.0V to 255/256 \* 2.048V when gain setting = 1x.
(b) 0.0V to 255/256 \* 4.096V when gain setting = 2x.

#### MCP4812 (n = 10)

(a) 0.0V to 1023/1024 \* 2.048V when gain setting = 1x.
(b) 0.0V to 1023/1024 \* 4.096V when gain setting = 2x.

#### • MCP4822 (n = 12)

(a) 0.0V to 4095/4096 \* 2.048V when gain setting = 1x.
(b) 0.0V to 4095/4096 \* 4.096V when gain setting = 2x.

Note: See the output swing voltage specification in Section 1.0 "Electrical Characteristics".

1 LSb is the ideal voltage difference between two successive codes. Table 4-1 illustrates the LSb calculation of each device.

TABLE 4-1:	LSb OF EACH DEVICE
------------	--------------------

Device	Gain Selection	LSb Size
MCP4802	1x	2.048V/256 = 8 mV
(n = 8)	2x	4.096V/256 = 16 mV
MCP4812	1x	2.048V/1024 = 2 mV
(n = 10)	2x	4.096V/1024 = 4 mV
MCP4822	1x	2.048V/4096 = 0.5 mV
(n = 12)	2x	4.096V/4096 = 1 mV

# 4.0.1 INL ACCURACY

Integral Non-Linearity (INL) error for these devices is the maximum deviation between an actual code transition point and its corresponding ideal transition point once offset and gain errors have been removed. The two end points method (from 0x000 to 0xFFF) is used for the calculation. Figure 4-1 shows the details.

A positive INL error represents transition(s) later than ideal. A negative INL error represents transition(s) earlier than ideal.






FIGURE 4-1: Example for INL Error.

#### 4.0.2 DNL ACCURACY

A Differential Non-Linearity (DNL) error is the measure of variations in code widths from the ideal code width. A DNL error of zero indicates that every code is exactly 1 LSb wide.





#### 4.0.3 OFFSET ERROR

An offset error is the deviation from zero voltage output when the digital input code is zero.

#### 4.0.4 GAIN ERROR

A gain error is the deviation from the ideal output,  $V_{REF} - 1$  LSb, excluding the effects of offset error.

# 4.1 Circuit Descriptions

#### 4.1.1 OUTPUT AMPLIFIERS

The DAC's outputs are buffered with a low-power, precision CMOS amplifier. This amplifier provides low offset voltage and low noise. The output stage enables the device to operate with output voltages close to the power supply rails. Refer to **Section 1.0 "Electrical Characteristics"** for the analog output voltage range and load conditions.

In addition to resistive load-driving capability, the amplifier will also drive high capacitive loads without oscillation. The amplifier's strong outputs allow  $V_{OUT}$  to be used as a programmable voltage reference in a system.

#### 4.1.1.1 Programmable Gain Block

The rail-to-rail output amplifier has two configurable gain options: a gain of 1x ( $\overline{GA}$ > = 1) or a gain of 2x ( $\overline{GA}$ > = 0). The default value for this bit is a gain of 2 ( $\overline{GA}$ > = 0). This results in an ideal full-scale output of 0.000V to 4.096V due to the internal reference (V<sub>REF</sub> = 2.048V).

#### 4.1.2 VOLTAGE REFERENCE


The MCP4802/4812/4822 devices utilize internal 2.048V voltage reference. The voltage reference has a low temperature coefficient and low noise characteristics. Refer to Section 1.0 "Electrical Characteristics" for the voltage reference specifications.

#### 4.1.3 POWER-ON RESET CIRCUIT

The internal Power-on Reset (POR) circuit monitors the power supply voltage (V<sub>DD</sub>) during the device operation. The circuit also ensures that the DAC powers up with high output impedance (<SHDN> = 0, typically 500 kΩ). The devices will continue to have a high-impedance output until a valid write command is received and the LDAC pin meets the input low threshold.

If the power supply voltage is less than the POR threshold ( $V_{POR} = 2.0V$ , typical), the DACs will be held in their Reset state. The DACs will remain in that state until  $V_{DD} > V_{POR}$  and a subsequent write command is received.

Figure 4-3 shows a typical power supply transient pulse and the duration required to cause a reset to occur, as well as the relationship between the duration and trip voltage. A 0.1  $\mu$ F decoupling capacitor, mounted as close as possible to the V<sub>DD</sub> pin, can provide additional transient immunity.






Typical Transient Response.

#### 4.1.4 SHUTDOWN MODE

The user can shut down each DAC channel selectively using a software command ( $\langle SHDN \rangle = 0$ ). During Shutdown mode, most of the internal circuits in the channel that was shut down are turned off for power savings. The internal reference is not affected by the shutdown command. The serial interface also remains active, thus allowing a write command to bring the device out of the Shutdown mode. There will be no analog output at the channel that was shut down and the V<sub>OUT</sub> pin is internally switched to a known resistive load (500 k $\Omega$ , typical). Figure 4-4 shows the analog output stage during the Shutdown mode.

The device will remain in Shutdown mode until the  $\langle SHDN \rangle$  bit = 1 is latched into the device. When a DAC channel is changed from Shutdown to Active mode, the output settling time takes  $< 10 \ \mu$ s, but greater than the standard active mode settling time (4.5  $\mu$ s).





Output Stage for Shutdown

NOTES:

# 5.0 SERIAL INTERFACE

#### 5.1 Overview

The MCP4802/4812/4822 devices are designed to interface directly with the Serial Peripheral Interface (SPI) port, available on many microcontrollers, and supports Mode 0,0 and Mode 1,1. Commands and data are sent to the device via the SDI pin, with data being clocked-in on the rising edge of SCK. The communications are unidirectional and, thus, data cannot be read out of the MCP4802/4812/4822 devices. The CS pin must be held low for the duration of a write command. The write command consists of 16 bits and is used to configure the DAC's control and data latches. Register 5-1 to Register 5-3 detail the input register that is used to configure and load the DAC<sub>A</sub> and DAC<sub>B</sub> registers for each device. Figure 5-1 to Figure 5-3 show the write command for each device.

Refer to Figure 1-1 and SPI Timing Specifications Table for detailed input and output timing specifications for both Mode 0,0 and Mode 1,1 operation.

#### 5.2 Write Command

The write command is initiated by driving the  $\overline{CS}$  pin low, followed by clocking the four Configuration bits and the 12 data bits into the SDI pin on the rising edge of SCK. The  $\overline{CS}$  pin is then raised, causing the data to be latched into the selected DAC's input registers.

The MCP4802/4812/4822 devices utilize a doublebuffered latch structure to allow both  $DAC_A$ 's and  $DAC_B$ 's outputs to be synchronized with the LDAC pin, if desired.

By bringing down the  $\overline{\text{LDAC}}$  pin to a low state, the contents stored in the DAC's input registers are transferred into the DAC's output registers (V<sub>OUT</sub>), and both V<sub>OUTA</sub> and V<sub>OUTB</sub> are updated at the same time.

All writes to the MCP4802/4812/4822 devices are 16-bit words. Any clocks after the first  $16^{th}$  clock will be ignored. The Most Significant four bits are Configuration bits. The remaining 12 bits are data bits. No data can be transferred into the device with  $\overline{CS}$  high. The data transfer will only occur if 16 clocks have been transferred into the device. If the rising edge of  $\overline{CS}$  occurs prior, shifting of data into the input registers will be aborted.

<sup>© 2010-2015</sup> Microchip Technology Inc.

										•		,			
W-x	W-x	W-x	W-0	W-x											
Ā/B		GA	SHDN	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
bit 15															bit 0

#### REGISTER 5-1: WRITE COMMAND REGISTER FOR MCP4822 (12-BIT DAC)

#### **REGISTER 5-2: WRITE COMMAND REGISTER FOR MCP4812 (10-BIT DAC)**

W-x	W-x	W-x	W-0	W-x											
Ā/B	—	GA	SHDN	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	х	х
bit 15															bit 0

#### REGISTER 5-3: WRITE COMMAND REGISTER FOR MCP4802 (8-BIT DAC)

W-x	W-x	W-x	W-0	W-x											
Ā/B	—	GA	SHDN	D7	D6	D5	D4	D3	D2	D1	D0	х	Х	х	х
bit 15															bit 0

Where:

- bit 15  $\overline{A/B}$ : DAC<sub>A</sub> or DAC<sub>B</sub> Selection bit
  - $1 = \text{Write to } \text{DAC}_{\text{B}}$
  - $0 = Write to DAC_A$
- bit 14 Don't Care
- bit 13 **GA**: Output Gain Selection bit
  - $1 = 1x (V_{OUT} = V_{REF} * D/4096)$ 
    - $0 = 2x (V_{OUT} = 2 * V_{REF} * D/4096)$ , where internal VREF = 2.048V.
- bit 12 **SHDN:** Output Shutdown Control bit
  - 1 = Active mode operation. VOUT is available.
  - 0 = Shutdown the selected DAC channel. Analog output is not available at the channel that was shut down. V<sub>OUT</sub> pin is connected to 500 kΩ (typical).
- bit 11-0 **D11:D0:** DAC Input Data bits. Bit x is ignored.

Legend			
R = Readable bit	W = Writable bit	U = Unimplemented b	it, read as '0'
-n = Value at POR	1 = bit is set	0 = bit is cleared	x = bit is unknown




FIGURE 5-1: Write Command for MCP4822 (12-bit DAC).





FIGURE 5-2: Write Command for MCP4812 (10-bit DAC).



NOTES:

# 6.0 TYPICAL APPLICATIONS

The MCP4802/4812/4822 family of devices are general purpose DACs for various applications where a precision operation with low-power and internal voltage reference is required.

Applications generally suited for the devices are:

- Set Point or Offset Trimming
- Sensor Calibration
- Precision Selectable Voltage Reference
- Portable Instrumentation (Battery-Powered)
- Calibration of Optical Communication Devices

#### 6.1 Digital Interface

The MCP4802/4812/4822 devices utilize a 3-wire synchronous serial protocol to transfer the DAC's setup and input codes from the digital devices. The serial protocol can be interfaced to SPI or Microwire peripherals that is common on many microcontroller units (MCUs), including Microchip's PIC<sup>®</sup> MCUs and dsPIC<sup>®</sup> DSCs.

In addition to the three serial connections ( $\overline{CS}$ , SCK and SDI), the LDAC signal synchronizes the two DAC outputs. By bringing down the LDAC pin to "low", all DAC input codes and settings in the two DAC input registers are latched into their DAC output registers at the same time. Therefore, both DAC<sub>A</sub> and DAC<sub>B</sub> outputs are updated at the same time. Figure 6-1 shows an example of the pin connections. Note that the LDAC pin can be tied low (V<sub>SS</sub>) to reduce the required connections from four to three I/O pins. In this case, the DAC output can be immediately updated when a valid 16 clock transmission has been received and the  $\overline{CS}$  pin has been raised.

# 6.2 Power Supply Considerations

The typical application will require a bypass capacitor in order to filter out the noise in the power supply traces. The noise can be induced onto the power supply's traces from various events such as digital switching or as a result of changes on the DAC's output. The bypass capacitor helps to minimize the effect of these noise sources. Figure 6-1 illustrates an appropriate bypass strategy. In this example, two bypass capacitors are used in parallel: (a) 0.1  $\mu$ F (ceramic) and (b)10  $\mu$ F (tantalum). These capacitors should be placed as close to the device power pin (V<sub>DD</sub>) as possible (within 4 mm).

The power source supplying these devices should be as clean as possible. If the application circuit has separate digital and analog power supplies,  $V_{DD}$  and  $V_{SS}$  of the device should reside on the analog plane.

#### 6.3 Output Noise Considerations

The voltage noise density (in  $\mu V/\sqrt{Hz}$ ) is illustrated in Figure 2-13. This noise appears at V<sub>OUTX</sub>, and is primarily a result of the internal reference voltage. Its 1/f corner (f<sub>CORNER</sub>) is approximately 400 Hz.

Figure 2-14 illustrates the voltage noise (in mV<sub>RMS</sub> or mV<sub>P-P</sub>). A small bypass capacitor on V<sub>OUTX</sub> is an effective method to produce a single-pole Low-Pass Filter (LPF) that will reduce this noise. For instance, a bypass capacitor sized to produce a 1 kHz LPF would result in an E<sub>NREF</sub> of about 100  $\mu$ V<sub>RMS</sub>. This would be necessary when trying to achieve the low DNL error performance (at G = 1) that the MCP4802/4812/4822 devices are capable of. The tested range for stability is .001µF through 4.7 µF.




FIGURE 6-1: Typical Connection Diagram.

# 6.4 Layout Considerations

Inductively-coupled AC transients and digital switching noises can degrade the output signal integrity, and potentially reduce the device performance. Careful board layout will minimize these effects and increase the Signal-to-Noise Ratio (SNR). Bench testing has shown that a multi-layer board utilizing a low-inductance ground plane, isolated inputs and isolated outputs with proper decoupling, is critical for the best performance. Particularly harsh environments may require shielding of critical signals.

Breadboards and wire-wrapped boards are not recommended if low noise is desired.

# 6.5 Single-Supply Operation

The MCP4802/4812/4822 family of devices are rail-torail voltage output DAC devices designed to operate with a  $V_{DD}$  range of 2.7V to 5.5V. Its output amplifier is robust enough to drive small-signal loads directly. Therefore, it does not require any external output buffer for most applications.

#### 6.5.1 DC SET POINT OR CALIBRATION


A common application for the devices is a digitallycontrolled set point and/or calibration of variable parameters, such as sensor offset or slope. For example, the MCP4822 provides 4096 output steps. If G = 1 is selected, the internal 2.048V V<sub>REF</sub> would produce 500  $\mu$ V of resolution. If G = 2 is selected, the internal 2.048 V<sub>REF</sub> would produce 1 mV of resolution.

#### 6.5.1.1 Decreasing Output Step Size

If the application is calibrating the bias voltage of a diode or transistor, a bias voltage range of 0.8V may be desired with about 200  $\mu$ V resolution per step. Two common methods to achieve a 0.8V range are to either reduce V<sub>REF</sub> to 0.82V (using the MCP49XX family device that uses external reference) or use a voltage divider on the DAC's output.

Using a  $V_{REF}$  is an option if the  $V_{REF}$  is available with the desired output voltage range. However, occasionally, when using a low-voltage  $V_{REF}$ , the noise floor causes SNR error that is intolerable. Using a voltage divider method is another option and provides some advantages when  $V_{REF}$  needs to be very low or when the desired output voltage is not available. In this case, a larger value  $V_{REF}$  is used while two resistors scale the output range down to the precise desired level.

Example 6-1 illustrates this concept. Note that the bypass capacitor on the output of the voltage divider plays a critical function in attenuating the output noise of the DAC and the induced noise from the environment.




#### EXAMPLE 6-1: EXAMPLE CIRCUIT OF SET POINT OR THRESHOLD CALIBRATION

#### 6.5.1.2 Building a "Window" DAC

When calibrating a set point or threshold of a sensor, typically only a small portion of the DAC output range is utilized. If the LSb size is adequate enough to meet the application's accuracy needs, the unused range is sacrificed without consequences. If greater accuracy is needed, then the output range will need to be reduced to increase the resolution around the desired threshold. If the threshold is not near  $V_{REF}$ ,  $2V_{REF}$  or  $V_{SS}$ , then creating a "window" around the threshold has several advantages. One simple method to create this "window" is to use a voltage divider network with a pull-up and pull-down resistor. Example 6-2 shows this concept.






<sup>© 2010-2015</sup> Microchip Technology Inc.

#### 6.6 Bipolar Operation

Bipolar operation is achievable using the MCP4802/4812/4822 family of devices by utilizing an external operational amplifier (op amp). This configuration is desirable due to the wide variety and availability of op amps. This allows a general purpose DAC, with its cost and availability advantages, to meet almost any desired output voltage range, power and noise performance.

**Example 6-3** illustrates a simple bipolar voltage source configuration. R<sub>1</sub> and R<sub>2</sub> allow the gain to be selected, while R<sub>3</sub> and R<sub>4</sub> shift the DAC's output to a selected offset. Note that R4 can be tied to V<sub>DD</sub>, instead of V<sub>SS</sub>, if a higher offset is desired. Also note that a pull-up to V<sub>DD</sub> could be used instead of R<sub>4</sub>, or in addition to R<sub>4</sub>, if a higher offset is desired.

#### EXAMPLE 6-3: DIGITALLY-CONTROLLED BIPOLAR VOLTAGE SOURCE



#### 6.6.1 DESIGN EXAMPLE: DESIGN A BIPOLAR DAC USING Example 6-3 WITH 12-BIT MCP4822 OR MCP4821

An output step magnitude of 1 mV, with an output range of  $\pm 2.05V$ , is desired for a particular application.

- **Step 1:** Calculate the range: +2.05V (-2.05V) = 4.1V.
- **Step 2:** Calculate the resolution needed:

4.1V/1 mV = 4100

Since  $2^{12} = 4096$ , 12-bit resolution is desired.

Step 3:The amplifier gain ( $R_2/R_1$ ), multiplied by fullscale V<sub>OUT</sub> (4.096V), must be equal to the desired minimum output to achieve bipolar operation. Since any gain can be realized by choosing resistor values ( $R_1+R_2$ ), the V<sub>REF</sub> value must be selected first. If a V<sub>REF</sub> of 4.096V is used (G=2), solve for the amplifier's gain by setting the DAC to 0, knowing that the output needs to be -2.05V. The equation can be simplified to:

$$\frac{-R_2}{R_1} = \frac{-2.05}{4.096V} \qquad \frac{R_2}{R_1} = \frac{1}{2}$$

If  $R_1 = 20 \text{ k}\Omega$  and  $R_2 = 10 \text{ k}\Omega$ , the gain will be 0.5.

Step 4: Next, solve for  $R_3$  and  $R_4$  by setting the DAC to 4096, knowing that the output needs to be +2.05V.

$$\frac{R_4}{(R_3 + R_4)} = \frac{2.05V + (0.5 \cdot 4.096V)}{1.5 \cdot 4.096V} = \frac{2}{3}$$
  
If R<sub>4</sub> = 20 kΩ, then R<sub>3</sub> = 10 kΩ


# 6.7 Selectable Gain and Offset Bipolar Voltage Output Using a Dual Output DAC

In some applications, precision digital control of the output range is desirable. Example 6-4 illustrates how to use the MCP4802/4812/4822 family of devices to achieve this in a bipolar or single-supply application.

This circuit is typically used for linearizing a sensor whose slope and offset varies.

The equation to design a bipolar "window" DAC would be utilized if  $R_3$ ,  $R_4$  and  $R_5$  are populated.





<sup>© 2010-2015</sup> Microchip Technology Inc.

#### 6.8 Designing a Double-Precision DAC Using a Dual DAC

Example 6-5 illustrates how to design a single-supply voltage output capable of up to 24-bit resolution from a dual 12-bit DAC (MCP4822). This design is simply a voltage divider with a buffered output.


As an example, if an application similar to the one developed in Section 6.6.1 "Design Example: Design a Bipolar DAC Using Example 6-3 with 12-bit MCP4822 or MCP4821" required a resolution of 1  $\mu$ V instead of 1 mV, and a range of 0V to 4.1V, then 12-bit resolution would not be adequate.

Step 1: Calculate the resolution needed:

4.1V/1  $\mu$ V = 4.1 x 10<sup>6</sup>. Since 2<sup>22</sup> = 4.2 x 10<sup>6</sup>, 22-bit resolution is desired. Since DNL = ±0.75 LSb, this design can be done with the 12-bit MCP4822 DAC.

- Step 2: Since  $DAC_B$ 's  $V_{OUTB}$  has a resolution of 1 mV, its output only needs to be "pulled" 1/1000 to meet the 1  $\mu$ V target. Dividing  $V_{OUTA}$  by 1000 would allow the application to compensate for  $DAC_B$ 's DNL error.
- **Step 3:** If  $R_2$  is 100 $\Omega$ , then  $R_1$  needs to be 100 k $\Omega$ .
- **Step 4:** The resulting transfer function is shown in the equation of Example 6-5.






# 6.9 Building Programmable Current Source

Example 6-6 shows an example of building a programmable current source using a voltage follower. The current sensor (sensor resistor) is used to convert the DAC voltage output into a digitally-selectable current source.

Adding the resistor network from Example 6-2 would be advantageous in this application. The smaller  $R_{SENSE}$  is, the less power dissipated across it.

However, this also reduces the resolution that the current can be controlled with. The voltage divider, or "window", DAC configuration would allow the range to be reduced, thus increasing resolution around the range of interest. When working with very small sensor voltages, plan on eliminating the amplifier's offset error by storing the DAC's setting under known sensor conditions.

#### EXAMPLE 6-6: DIGITALLY-CONTROLLED CURRENT SOURCE



NOTES:

# 7.0 DEVELOPMENT SUPPORT

#### 7.1 Evaluation and Demonstration Boards

The Mixed Signal PICtail<sup>™</sup> Demo Board supports the MCP4802/4812/4822 family of devices. Refer to www.microchip.com for further information on this product's capabilities and availability.

© 2010-2015 Microchip Technology Inc.

NOTES:


# 8.0 PACKAGING INFORMATION

# 8.1 Package Marking Information


8-Lead MSOP (3x3 mm)



8-Lead PDIP (300 mil)




8-Lead SOIC (3.90 mm)



4822E 009256

Example

Example



Example




Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

© 2010-2015 Microchip Technology Inc.

#### 8-Lead Plastic Micro Small Outline Package (MS) [MSOP]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-111C Sheet 1 of 2

### 8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



DETAIL C

	MILLIMETERS				
Dimensior	MIN	NOM	MAX		
Number of Pins	Ν	8			
Pitch	e	0.65 BSC			
Overall Height	A	1.10			
Molded Package Thickness	A2	0.75 0.85 0.95			
Standoff	A1	0.00 - 0.15			
Overall Width	E	4.90 BSC			
Molded Package Width	E1	3.00 BSC			
Overall Length	D	3.00 BSC			
Foot Length	Г	0.40 0.60 0.80			
Footprint	L1	0.95 REF			
Foot Angle	φ	0° - 8°			
Lead Thickness	С	0.08 - 0.23			
Lead Width	b	0.22 - 0.40			


#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or
- protrusions shall not exceed 0.15mm per side.
- Dimensioning and tolerancing per ASME Y14.5M.
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
   REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111C Sheet 2 of 2

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

	Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E	E 0.65 BSC			
Contact Pad Spacing	С	4.40			
Overall Width				5.85	
Contact Pad Width (X8) X <sup>2</sup>				0.45	
Contact Pad Length (X8)	Y1			1.45	
Distance Between Pads	G1	2.95			
Distance Between Pads	GX	0.20			

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2111A


# 8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging











**END VIEW** 

Microchip Technology Drawing No. C04-018D Sheet 1 of 2

## 8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	INCHES			
Dimension	MIN	NOM	MAX	
Number of Pins	8			
Pitch	е	.100 BSC		
Top to Seating Plane	Α	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane		.015	-	-
Shoulder to Shoulder Width	Е	.290	.310	.325
Molded Package Width		.240	.250	.280
Overall Length		.348	.365	.400
Tip to Seating Plane		.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.060	.070
Lower Lead Width		.014	.018	.022
Overall Row Spacing §	eВ	-	-	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic


- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-018D Sheet 2 of 2

## 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057C Sheet 1 of 2

### 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension Limits		MIN	NOM	MAX	
Number of Pins		8			
Pitch	е		1.27 BSC		
Overall Height	Α	-	-	1.75	
Molded Package Thickness	A2	1.25	-	-	
Standoff §	A1	0.10	-	0.25	
Overall Width	Е	6.00 BSC			
Molded Package Width	E1	3.90 BSC			
Overall Length	D	4.90 BSC			
Chamfer (Optional)	h	0.25	-	0.50	
Foot Length	L	0.40	-	1.27	
Footprint	L1	1.04 REF			
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.17	-	0.25	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-057C Sheet 2 of 2

# 8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E	1.27 BSC			
Contact Pad Spacing	С		5.40		
Contact Pad Width (X8)	X1			0.60	
Contact Pad Length (X8)	Y1			1.55	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A

NOTES:

# APPENDIX A: REVISION HISTORY

## Revision B (May 2015)

• Updated MSOP package marking drawing to correctly display the part's orientation.

## **Revision A (April 2010)**

• Original Release of this Document.

 $<sup>\</sup>ensuremath{\textcircled{}^\circ}$  2010-2015 Microchip Technology Inc.

NOTES:

# **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	×	<u>/xx</u>	Ex	amples:	
Device	Temperature Range	Package	a) b)	MCP4802-E/MS: MCP4802T-E/MS:	Extended temperature, MSOP package. Extended temperature,
Device:	MCP4802: MCP4802T: MCP4812: MCP4812T: MCP4822: MCP4822T:	(Tape and Reel, MSOP and SOIC only) Dual 10-Bit Voltage Output DAC Dual 10-Bit Voltage Output DAC (Tape and Reel, MSOP and SOIC only) Dual 12-Bit Voltage Output DAC	c) d) e)	MCP4802-E/P: MCP4802-E/SN: MCP4802T-E/SN:	MSOP package, Tape and Reel. Extended temperature, PDIP package. Extended temperature, SOIC package. Extended temperature, SOIC package, Tape and Reel.
		(Tape and Reel, MSOP and SOIC only)	a)	MCP4812-E/MS:	Extended temperature, MSOP package.
Temperature Range:	E = -	40°C to +125°C (Extended)	b)	MCP4812T-E/MS:	
			c)	MCP4812-E/P:	Extended temperature, PDIP package.
Package:	MS = P = SN =	8-Lead Plastic Micro Small Outline (MSOP) 8-Lead Plastic Dual In-Line (PDIP) 8-Lead Plastic Small Outline - Narrow, 150 mil	d)	MCP4812-E/SN:	Extended temperature, SOIC package.
	311 =	(SOIC)	e)	MCP4812T-E/SN:	Extended temperature, SOIC package, Tape and Reel.
			a)	MCP4822-E/MS:	Extended temperature, MSOP package.
			b)	MCP4822T-E/MS:	Extended temperature, MSOP package, Tape and Reel.
			c)	MCP4822-E/P:	Extended temperature, PDIP package.
			d)	MCP4822-E/SN:	Extended temperature, SOIC package.
			e)	MCP4822T-E/SN:	Extended temperature, SOIC package, Tape and Reel.

<sup>© 2010-2015</sup> Microchip Technology Inc.

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV == ISO/TS 16949 ==

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC<sup>32</sup> logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2010-2015, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63277-374-6

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



# **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel<sup>:</sup> 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

**Canada - Toronto** Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway

Harbour City, Kowloon Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

**China - Hangzhou** Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

**China - Hong Kong SAR** Tel: 852-2943-5100 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

**China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

## ASIA/PACIFIC

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

**Japan - Tokyo** Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

**Taiwan - Kaohsiung** Tel: 886-7-213-7828

**Taiwan - Taipei** Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

**Denmark - Copenhagen** Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Pforzheim Tel: 49-7231-424750

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

01/27/15

单击下面可查看定价,库存,交付和生命周期等信息

>>Microchip Technology