

RFM products are now Murata products.

TRC104

Product Overview

TRC104 is a single chip, multi-channel, low power RF transceiver. It is an ideal fit for low cost, high volume, two-way short range wireless applications operating in the worldwide unlicensed 2.4 GHz ISM band. The TRC104 is FCC & ETSI certifiable. All critical RF and base-band functions are integrated in the TRC104, minimizing external component count and simplifying design-in. Only a microcontroller, crystal and several passive components are needed to create a complete, robust radio function. The TRC104 includes a set of low-power states to reduce overall current consumption and extend battery life. The small size and low power requirements of the TRC104 make it ideal for a wide variety of short range radio applications. The TRC104 complies with Directive 2002/95/EC (RoHS).



2.4 GHz



Key Features

- Modulation: GFSK with frequency hopping spread spectrum capability
- Frequency range: 2401-2527 MHz
- 127 Channels
- High sensitivity: -95 dBm @ 250 kb/s
- High data rate: Up to 1 Mb/s
- Low current consumption -
 - Receive current: 18 mA Transmit current: 13 mA @ 0 dBm
- Up to 1 mW transmit power
- Wide operating supply voltage: 1.9 to 3.6 V
- Low sleep current: 0.4 μA
- Integrated PLL, IF and base-band circuitry
- Integrated data & clock recovery
- Programmable RF output power
- 32-byte Transmit/receive FIFO
- Programmable TX/RX FIFO depth
- Continuous & protocol modes
- Packet destination and sender addressing
- Packet handling features -Packet address filtering Error detection
- SPI configuration & data interface
- TTL/CMOS compatible I/O pins
- Low-cost crystal reference
- Integrated RSSI


- Integrated crystal oscillator
- Host microcontroller interrupt outputs
- Programmable data rate
- Integrated 16-bit packet CRC
- Integrated DC-balanced data scrambling
- Integrated voltage regulators
- Four power-saving operating states
- Very low external component count
- Small plastic package: 24-pin QFN
- Standard 13 inch reel, 3K pieces

Applications

- Wireless keyboards
- Wireless mice
- Wireless game controllers
- Wireless headsets
- Wireless Toys
- Active RFID tags
- Security systems
- Two-way remote keyless entry
- Automobile immobilizers
- Sports and performance monitoring
- Low power two-way telemetry systems
- Wireless modules

1 Pin Configuration	4
1.1 Pin Description	
2 Electrical Characteristics	
2.1 DC Electrical Characteristics	
2.2 AC Electrical Characteristics	
3 Architecture	
3.1 RF Port	
3.2 Transmitter Power Amplifier	
3.3 PLL	
3.4 Crystal Oscillator	
3.5 On-chip Regulators	
3.6 Receiver	
3.7 RSSI	
4 Operating Modes	12
4.1 Sleep Mode	
4.2 Stop Mode	
4.3 Standby Mode	
4.4 Configuration Mode	
4.5 Transmit/Receive Mode	
5 Data Transfer Modes	
5.1 Continuous Data Modes	
5.1.1 Continuous Transmit Mode	
5.1.2 Continuous Receive Mode	
5.2 Burst Packet Modes	15
5.2.1 Burst Transmit Mode	. 15
5.2.2 Burst Receive Mode	
6 Burst Packet Mode Configuration	17
6.1 FIFO Configuration	. 18
6.2 Preamble Configuration	. 18
6.3 Addressing	. 18
6.3.1 Sender (Local Device) Address	. 18
6.3.2 Destination Address	18
6.4 DC-Balanced Scrambling	18
6.5 CRC Error Detection	19
7 Serial Interface	. 19
7.1 Configuration Registers Access	20
7.2 Transmit/Receive FIFO Access	21
8 Configuration Registers	
8.1 T/R Mode and Channel Frequency Control	.22
8.2 Transmit Power and Crystal Frequency Control	
8.3 Data Function Control	
8.4 RSSI Function Control	.23
8.5 RSSI Value	.24
8.6 Data Format Control	.24
8.7 Preamble Control	
8.8 Transmitter Rise/Fall Time Control	
8.9 Address Length Control	
8.10 Destination Address	
8.11 Sender (Local Device) Address	
8.12 Reserved	.27

8.13 PLL Turn-on Control	27
8.14 PLL Lock Time Control	28
8.15 Reserved	
8.16 Option Control	
8.17 Reserved	
8.18 Default Overrides for Enhanced Performance	
9 Configuration Example	29
9.1 Burst Packet Mode Initialization	
9.2 Burst Packet Transmission	31
9.3 Burst Packet Reception	31
10 Burst Packet Mode Serial Port Message Examples	
10.1 Destination Address from Configuration Registers, No Sender Address	
10.2 Destination Address Written by Host, No Sender Address	
10.3 Destination and Sender Addresses from Configuration Registers	
10.4 Destination Address Written by Host, Sender Address from Configuration Register	
11 Package Dimensions	
.	



1.1 Pin Description

PIN	TYPE	NAME	DESCRIPTION
1	Ι	MODE	Operating mode select input - used with PMODE and CS
2	I/O	SCLK	Serial clock input for burst mode, serial data output for continuous mode, and SPI/FIFO clock signal
3	I/O	SDAT	Serial data input/output for SPI mode and TX/RX active mode
4	I	CS	SPI serial interface select, active high
5		VCCD	External digital power input, 3.0 V typical
6		GNDD	Digital ground
7		VDDD	Regulated digital output voltage
8	0	XTLOUT	Crystal oscillator output
9	Ι	XTLIN	Crystal oscillator input
10	Ι	PMODE	Power mode select input - used with MODE to select standby or sleep mode
11		GNDVCO	VCO ground pin
12		VCCVCO	External VCO power input , 3.0 V typical
13		VDDRF	Regulated supply output for RF power amplifier
14	RFIO	RF+	Differential RF I/O pin
15	RFIO	RF-	Differential RF I/O pin
16		GNDRF	RF ground
17		VCCRF	External RF power input, 3.0 V typical
18		GNDIF	IF ground
19	0	RSSIA	Analog RSSI output - continuous mode only
20		NC	No connection - not used
21	0	INT	Transmit or receive complete interrupt output
22	0	RSSID	RSSI threshold interrupt output
23		NC	No connection - not used
24		NC	No connection - not used
Р	-	DIE PAD	IC die pad on bottom of package - ground

2 Electrical Characteristic Discontinued

Absolute Maximum Ratings

SYMBOL	PARAMETER	NOTES	MIN	MAX	UNITS
Vcc	Supply Voltage		-0.4	+3.6	V
T _{STG}	Storage Temperature		-55	+125	°C
RF _{IN}	RF Input Level			0	dBm

Table 2

Recommended Operating Range

SYMBOL	PARAMETER	NOTES	MIN	MAX	UNITS
Vcc	Supply Voltage		+1.9	+3.6	V
T _{OP}	Operating Temperature		-40	+85	°C

Table 3

2.1 DC Electrical Characteristics

Minimum/maximum values are valid over the recommended operating range Vcc = 1.9-3.6 V. Typical conditions: $T_0 = 25^{\circ}C$; $V_{CC} = 3.3$ V. The electrical specifications given below are valid when using a Murata XTL1021 or equivalent crystal.

PARAMETER	SYM	NOTES	MIN	TYP	MAX	UNITS	Test Conditions
Sleep Mode Current	I _{SL}			0.4		μA	
Stop Mode Current	I _{ST}			1.4		μA	
Standby Mode Current	I _{SB}	crystal oscillator running		22		μA	16 MHz crystal
Configuration Mode Current	I _{CM}	crystal oscillator running		15		mA	
Receiver Mode Current		250 kb/s		18		mA	
	I _{RX}	1 Mb/s		19		IIIA	
T	I _{TX}	Pout = 0 dBm		13		mA	
Transmitter Mode Current		Pout = -10 dBm		9			
RSSI Analog Output Level			500		1500	mV	
Digital Input Low Level	VIL		-0.4		0.8	V	
Digital Input High Level	VIH		0.7*Vcc		Vcc+0.4	V	
Digital Input Current Low	IIL			1		μA	$V_{IL} = 0 V$
Digital Input Current High	I _{IH}			1		μA	V _{IH} = Vcc
Digital Output Low Level	V _{OL}		-		0.4	V	I _{OL} = -1 mA
Digital Output High Level	V _{OH}		Vcc-0.4		-	V	I _{OH} = +1 mA

2.2 AC Electrical Character Discontinued

Minimum/maximum values are valid over the recommended operating range vcc = 1.9-3.6 V. Typical conditions: $T_0 = 25^{\circ}C$; $V_{cc} = 3.3 \text{ V}$. The electrical specifications given below are valid when using a Murata XTL1021 or equivalent crystal.

	RECEIVER								
PARAMETER	SYM	NOTES	MIN	TYP	MAX	UNITS	Test Conditions		
RF Input Impedance				200		ohms	differential		
RF Input Power					0	dBm			
Receiver Bandwidth				1.5		MHz			
Dessiver Caraitivity		250 kb/s		-95		dBm	10 ⁻³ BER		
Receiver Sensitivity		1 Mb/s		-90		UDIII	10 ⁻³ BER		
		250 kb/s		9		dB	1 MHz offset,		
Blocking Immunity		1 Mb/s		5			unmodulated		
Co. shannal Daisatian		250 kb/s		-20		dB			
Co-channel Rejection		1 Mb/s		1		uВ			
Image Dejection		250 kb/s		-26		dB			
Image Rejection		1 Mb/s		-26		uВ			
FSK Bit Rate			250		1000	kb/s	NRZ		
RSSI Accuracy		4-bit value		±3		dB			
RSSI Dynamic Range				40		dB			

Table 5

	TRANSMITTER									
PARAMETER	SYM	NOTES	MIN	TYP	МАХ	UNITS	Test Condition			
RF Output Impedance				200		ohms	differential			
RF Output Power				0		dBm				
RF Output Power Range			-20		0	dBm	programmable			
2 nd Adjacent Channel Power		2 MHz channel offset		-20		dBm	1 Mb/s data rate, 0 dBm TX power			
3 rd Adjacent Channel Power		3 MHz channel offset		-40		dBm	1 Mb/s data rate, 0 dBm TX power			
2 nd Harmonic				-54		dBm	0 dBm TX power			
3 rd Harmonic				-46		dBm	0 dBm TX power			
FSK Deviation				±160		kHz	fixed for both data rates			
20 dB Modulation BW				1		MHz				


TIMING									
PARAMETER	SYM	NOTES	MIN	ТҮР	MAX	UNITS	Test Condition		
TX to RX Switch Time		oscillator & PLL running		200		μs			
RX to TX Switch Time		oscillator & PLL running		200		μs			
Sleep to Receive		serial command to RX bit			120	ms			
Sleep to Transmit		serial command to TX bit			120	ms			
Sleep to Stop Mode					120	ms			
Stop to Standby Mode					1.5	ms			
Standby to Receive		oscillator running		200		μs			
Standby to Transmit		oscillator running		200		μs			
Frequency Hop Time		channel switching time		200		μs			
Transmit Rise/Fall Time				10/5		µs/step	programmable		
RSSI Rise Time				10		mV/µs	no external filter capacitor		

Table 7

PLL CHARACTERISTICS									
PARAMETER	SYM	NOTES	MIN	TYP	MAX	UNITS	Test Condition		
Crystal Oscillator Frequency			4	16	20	MHz			
PLL Lock Time		settling to less than 10 kHz		170		μs			
PLL Step Resolution				1		MHz			
Crystal Load Capacitance				12		pF			
Crystal Oscillator Start time				1.5		ms	from sleep mode		
Frequency Range			2401		2527	MHz			

3 Architecture

The TRC104 is a single-chip FSK transceiver that operates in the worldwide 2.4 GHz ISM band. The TRC104's highly integrated architecture requires a minimum of external components. Advanced features including the TX/RX FIFO and the burst packet data mode significantly reduce the TRC104's load on the host microcontroller. As shown in Figure 2, the TRC104 utilizes a dual-conversion superheterodyne receiver architecture with an image-reject second mixer. The VCO operates directly at the output frequency when transmitting, and is modulated by a Gaussian-filtered bit stream.



TRC104 Block Diagram




3.1 RF Port

The TRC104 has a differential RF port that is capable of delivering the required transmitter output power at low supply voltages. The differential RF port also provides common mode signal rejection to enhance receiver interference immunity. A simple L-C balun can be used to convert the differential port to a single-ended output to drive an unbalanced antenna, as shown in Figure 3.

3.2 Transmitter Power Amplifier


The power amplifier controls the output power level of the transmitter. The power amplifier has four programmable power levels. The power level is set by the **PWR** bits in configuration register 0x01.





For Burst Transmit Mode, the TRC104 RF output ramp-up and ramp-down times are configurable, controlling excessive transmitter bandwidth due to fast rise and fall times of the transmitter RF envelope. After the PLL is locked for transmission, the power amplifier is ramped up stage by stage beginning with the lowest power level until the power level that is specified by the **PWR** bits in register 0x01 is reached. Once the transmission is complete, the power amplifier is ramped down stage-by-stage until it is completely disabled.

The ramp-up/ramp-down function increases or decreases the output power stage-by-stage as specified by the **PA_RU** and **PA_RD** bits of register 0x07, respectively. Figure 4 shows the timing for the ramp-up/ramp-down.




Power Amplifier Ramp Up/Down Timing

3.3 PLL

Discontinued

The PLL channel is set with the **Ch_Num** bits in configuration register 0x00. In transmit mode, the PLL is normally turned on with the falling edge of the MODE input. The TRC104 transmits the data after the PLL locks and the power amplifier has ramped up to its programmed level. PLL lock time is typically 170 µs. It is possible to enable and lock the PLL before the falling edge of MODE input. This can provides a shorter transition time to transmit.

The PLL pre-start delay time is adjustable from 20 µs up to 5 ms. The value of **PLL_ON** in register 0x14 sets this time. The pre-start delay timer is triggered on the rising edge of MODE as shown in Figure 5. The value of **PLL_ON** determines the delay time from the rising edge of MODE before the PLL is enabled. Care must be taken to carefully calculate the write time of the data packet into the transmit FIFO so that the TRC104 does not enable the transmitter and begin sending data before the data packet is fully written to the FIFO, in which case the TRC104 will discard the current packet.




PLL Pre-start Timing


Figure 5

3.4 Crystal Oscillator

At the 1 Mb/s RF data rate, the TRC104 uses a 16 MHz crystal. At the 250 kb/s RF data rate, the TRC104 can use any one of five standard crystal frequencies: 4, 8, 12, 16, or 20 MHz. The crystal frequency is configured by setting the **FXTAL** bits in register 0x01. At the 250 kb/s data rate, the TRC104's power consumption is reduced by using one of the lower crystal frequencies. The total load capacitance C_L seen between the XTLIN and XTLOUT terminals is composed primarily of C_{IN} and C_{OUT} in series, as shown if Figure 6:

 $C_L = 1/((1/C_{IN}) + (1/C_{OUT})) + C_{STRAY}$, where C_{STRAY} is the capacitance associated with the PCB layout





A typical value for C_{STRAY} is 1 pF. The values of C_{IN} and C_{OUT} should be approximately equal and chosen so that C_L matches the load capacitance specified for the crystal. A typical C_L value for a 16 MHz crystal is 12 pF. The

maximum recommended value for

±30 ppm maximum including temperature and aging and. A typical Lett for the c ystal is 35 ohms, and the maximum static capacitance is 7 pF. Murata recommends the 16 MHz XTL1021 for use with the TRC104.

Discontinued

3.5 On-chip Regulators

The TRC104 has on-chip regulators used to power the VCO, the digital circuitry, and for biasing of the RF port. Power pins with a VCC designation are external power inputs to the on-chip regulators. Power pins with a VDD designation are regulated power outputs that are filtered by external capacitors or are used to power external TRC104 functions.


3.6 Receiver

As shown in Figure 2, the TRC104 receiver chain starts with a 2.4 GHz differential input LNA, followed by an onchip 2.4 GHz band-pass filter. The output of the band-pass filter drives the first mixer, which converts the RF input to the first IF frequency. The output of the first mixer is applied to the second-conversion I and Q mixers, which are driven by I and Q LO signals 1/8 the frequency of the first LO. The outputs of the I and Q mixers are processed by a 5 MHz complex IF filter, which provides both band-pass filtering and Hilbert transform phasing between the I and Q channels. The phased I and Q channels are summed, nulling the unwanted image response.

The output from the complex IF filter is applied to a limiting IF amplifier, which also generates inter-stage outputs that drive the RSSI signal summer. The limited output from the IF amplifier drives an FSK detector. The FSK detector output is applied to a data slicer and then a data and clock recovery circuit. The recovered data and clock signals are processed by the TRC104 control logic according to the receiver mode of operation.

3.7 RSSI

The RSSI signal is an indication of received signal strength. A diagram of the RSSI implementation is shown in Figure 7. Once the RSSI signal is enabled by setting the **RSSIA_rfsh** bit of register 0x03 to 1, the TRC104 will begin to detect the strength of incoming signals. The RSSIA pin outputs an analog voltage corresponding to the strength of the received signal. Once the RSSI sample is complete, the **RSSIA_rfsh** bit resets to 0. Any reading of the RSSIA pin or RSSID pin should be taken after the **RSSIA_rfsh** bit resets to 0.



TRC104 RSSI Implementation

The analog RSSI signal is applied to an ADC to obtain a digital RSSI value, RSSID. The digital value is stored in the **RSSI_val** of register 0x04. The RSSI covers two ranges of signal strength, based on the state of the **RSSI_G** bit in configuration register 0x04. If **RSS_G** is 0, the RSSI covers the received signal strength range of -95 to

Figure 7

-42 dBm. If **RSS_G** is 1, the RSS is also compared to the **RSSI th**.


Discontinued 5 to -2 dBm. The RSSID value

If the digital value is greater than the threshold value, the RSSID pin is asserted according to the configuration of the **LVLDRSSI** bit of register 0x17. If the **LVLDRSSI** bit is set to 1, the RSSID pin is asserted high, otherwise the pin is asserted low. The output state of the RSSID pin is disabled while MODE is asserted. The RSSI function is only available in continuous mode, as discussed below.

4 Operating Modes

The TRC104 can operate in one of five modes: Sleep, Stop, Stand-by, Configuration or Active TX/RX. Figure 8 details the state transitions between the operating modes.

TRC104 Operating Mode State Diagram



There are three input pins that determine the operating mode for the TRC104. The states of these pins are shown in Table 9 and associated timing diagrams are provided in the Sections below where needed.


Operating Mode	Pin State				
Operating Mode	PMODE	CS	MODE		
Sleep Mode	0	Х	1		
Stop Mode	0	0	0		
Standby Mode	1	0	0		
Configuration Mode	1	1	0		
Transmit Load/Receive Mode	1	0	1		
Burst Transmit	1	0	$1 \rightarrow 0$		

X – Don't Care

Table 9


4.1 Sleep Mode

Sleep Mode provides the lowest TRC104 current consumption, typically less than 0.4 µA. No serial transactions can occur while in Sleep Mode. The contents of the FIFO and the internal configuration registers are not maintained in Sleep Mode. When waking from Sleep Mode the TRC104 executes a power-up reset, which takes 120 ms. Any operation to the TRC104 must wait until the reset period is complete. Following a sleep cycle, configuration registers must be rewritten to utilize operating parameters other than the power on default settings. Figure 9 demonstrates the states of the mode control pins and the timing related to Sleep Mode. For minimum current consumption, hold the SDAT, SCLK, INT and RSSID pins low in this mode. 100K pull-down resistors can be used for this purpose.



4.2 Stop Mode

In Stop Mode the contents of the TRC104 configuration registers are maintained, and the digital voltage regulator and parts of the digital circuitry are enabled. The remaining digital and analog circuitry is disabled to minimize current consumption, which is typically 1.4 μ A. No serial transaction can occur in Stop Mode. The typical turn-on time from Stop Mode is 1.5 ms. Any operation to the TRC104 must wait until the turn on period is complete. Figure 10 demonstrates the states of the mode control pins and the timing related to Stop Mode.



Stop Mode Configuraton Timing

4.3 Standby Mode

Stand-by Mode is a low current mode that provides a very low transition time to configuration, transmit or receive modes. In Standby Mode circuit blocks that are not being utilized are shutdown to minimize current usage. When the TRC104 is set to Transmit, Receive or Configuration Mode, there is no start-up delay and the next action may occur immediately. The power consumption of Standby Mode is dictated mainly by the crystal frequency used.

4.4 Configuration Mode

Configuration Mode allows access to the TRC104's configuration registers. Serial data is applied to the SDAT pin and serial clock is applied to the SCLK pin. See Section 5 for additional details.

4.5 Transmit/Receive Mode

This mode is enabled to load the transmit FIFO or receive data. The mode function, transmit or receive, is set before enabling this mode. The mode function is selected by the **C_Mode** bit in configuration register 0x00. See Section 5 for descriptions and timing of the various data transfer modes.

5 Data Transfer Modes

Discontinued

The TRC104 supports two data transfer modes - Continuous Data Mode and Burst Data Mode. The data transfer mode is selected by the **D_Mode** bit in configuration register 0x02.

5.1 Continuous Data Mode

Continuous Data Mode is selected when the **D_Mode** bit of register 0x02 is set to 0. Continuous Receive Mode routes demodulated data directly to the SDAT pin and the associated clock to the SCLK pin. In Continuous transmit mode the data bit stream is applied directly to the SDAT pin. The internal FIFOs and the automatic packet features are disabled in Continuous Data Mode. It is the responsibility of the TRC104 host microcontroller to handle these functions.

5.1.1 Continuous Transmit Mode

Continuous Transmit Mode is enabled when the **C_Mode** bit of register 0x00 is set to 1 and the **D_Mode** bit of register 0x02 is set to 0. In Continuous Transmit Mode, the transmit FIFO and all automatic packet features including preamble generation, addressing, DC-balanced data scrambling and CRC generation are disabled. The TRC104 host microcontroller must handle these functions for Continuous Transmit Mode. Specifically, the host microcontroller *must* generate a 1-0-1-0 ... preamble sequence of at least 16 bits followed immediately by the destination address for the transmission (called the sender or local device address at the destination node).

Also for this mode, it is the responsibility of the host microcontroller to maintain correct bit timing to an accuracy of 1% as there is no bit clock output for transmit timing. The host microcontroller must be powerful enough to accurately support the selected serial data rate (250 kb/s or 1 Mb/s) in addition to other functions required for the end application. Figure 11and Table 10 show the timing for transmitting data on SDAT. Note that three 1 dummy bits must be sent prior to sending the preamble and the rest of the packet.




Figure 11

Item	Description	Min	Тур	Max	Unit
T1	MODE to 1 st Bit Time		250		μs
T2	Dummy Bits		3		bit
Т3	RF Transmission Time			4	ms

Table 10

The TRC104 should not be active for more than 4 ms at a time to allow for internal auto-calibration. Typical calibration time is 200 µs.

5.1.2 Continuous Receive Mode

Continuous Receive Mode is enabled when the **C_Mode** bit of register 0x00 is set to 0 and the **D_Mode** bit of register 0x02 is set to 0. In Continuous Receive Mode, the receive FIFO and automatic packet features *except*


address detection are disabled. 1 data scrambling and CRC genera

hctions such as DC-balanced Jalid sender (local device)

address is required for address detection and proper Continuous Receive Mode operation. This address is configured by writing the address byte(s) into configuration registers 0x0E - 0x12, according to the address length specified by the **ADDR_len** bits in configuration register 0x08. The sender address is written least significant byte first, starting in register 0x0E.

Discontinued

The host microcontroller must be powerful enough to handle the chosen serial data rate (250 kb/s or 1 Mb/s) in addition to the other functions required for the end application. Data is read from the SDAT pin. To assist in data recovery, a bit clock is available on the SCLK pin. The state of the SDAT pin is read on the rising edge of SCLK to recover the demodulated data. Figure 12 and Table 11 show the timing for reading data from SDAT.



Continuous Mode Receive Timing

Item	Description	Min	Тур	Max	Unit
T1	MODE to SCLK Time		250		μs
T2	Bit Delay Time		15		ns
T3	SCLK Cycle Time for 1 Mb/s		1		μs
15	SCLK Cycle Time for 250 kb/s		4		μο



5.2 Burst Packet Modes

Burst Packet Mode is enabled when the **D_Mode** bit of register 0x02 is set to 1. Burst Packet Mode handles automatic packet features such as preamble generation, address insertion and filtering, DC-balanced data scrambling/descrambling, and CRC generation and error detection. In Burst Packet Mode the FIFO is enabled and used for transmitting or receiving packets. In Burst Packet Mode, the host microcontroller does not have the heavy overhead of bit, byte and packet processing as is the case with the Continuous Mode.

5.2.1 Burst Transmit Mode


Burst Transmit Mode is enabled when the **C_Mode** bit of configuration register 0x00 is set to 1 and the **D_Mode** bit of register 0x02 is set to 1. In Burst Transmit Mode, data is written to the TRC104 before being transmitted, most significant bit or each byte first. The automatic packet features listed in Section 5.2 are available in Burst Mode. Once the FIFO is loaded, three additional dummy bits (any value) are clocked in. The MODE pin is then de-asserted (low) and the packet transmission starts. At the end of the transmission the INT flag is asserted. The INT flag resets when the TRC104 is placed in another mode. Figure 13 and Table 12 show the serial port timing parameters for Burst Transmit Mode.

In Burst Mode, the FIFO length is set to match the number of payload data bytes. When transmitting a packet, the destination address may obtained from one of two sources, either automatically from configuration registers

0x09 - 0x0D, or by writing it direc chosen by the **DesADD** ref bit ir.

the destination address is estination address directly, the

most significant address byte is written first. Sender (local device) addressing is optional. If used, the sender address is automatically loaded from configuration registers 0x0E - 0x12. The destination address can be from one to five bytes in length. If used, the sender address must be the same length as the destination address.



Serial Port Burst Transmit Mode Timing

Discontinued



Item	Description	Min	Тур	Max	Unit
T1	MODE to 1 st Bit Time	20			μs
T2	SCLK Cycle Time	500			ns
Т3	Setup Time		15		ns
T4	Hold Time		15		ns
T5	Address & Payload Data	8		296	bits
T6	Dummy Bit Writes			3	bits

Table	12
-------	----


5.2.2 Burst Receive Mode

Burst Receive Mode is enabled when the **C_Mode** bit of register 0x00 is set to 0 and the **D_Mode** bit of register 0x02 is set to 1. In Burst Receive Mode, the FIFO is loaded with the payload data part of a received packet. The automatic packet features listed in Section 5.2 are available for use in Burst Receive Mode. Using these features frees up the host microcontroller to perform other tasks.

As a packet is received, the TRC104 uses the preamble to lock to the incoming data rate and then determines if the packet is for it by testing the address following the preamble for a match to its own device address. If the addresses match, the TRC104 receives the remainder of the packet, including the sender address if present, the payload data and CRC. The TRC104 then performs a CRC calculation and compares the result with the received CRC value. If the CRC's match, the INT flag is asserted according to the interrupt polarity as configured by the **LVLINT** bit of configuration register 0x17. Otherwise, the packet is discarded unless this default is overridden.

Upon assertion of the INT flag, the host microcontroller clocks out and discards two dummy bits, and then clocks out received bits, checking the INT flag after each group of 8 bits. The INT flag will de-assert when the next-to-last payload data byte in the FIFO is read. The host microcontroller then completes the read transaction by clocking out the last FIFO byte followed by clocking out and discarding three more dummy bits. When the INT flag is asserted the host microcontroller should read the data quickly so as not to delay listening for the next packet. If the data has not been completely read when the next packet is transmitted, reception will not occur and the transmitted data will be missed. Figure 14 and Table 13 show the serial port timing parameters for Burst Receive Mode.

^E Discontinued^{ming}



Item	Description	Min	Тур	Max	Unit
T1	MODE to INT Time	0			ns
T2	INT to 1 st Bit	0			ns
T3	SCLK Cycle Time	500			ns
T4	Dummy Bit Reads			2	bits
T5	Address & Payload Data Except Last Byte	0		288	bits
T6	Last Payload Data Byte	8			bits
T7	Dummy Bit Reads			3	bits

Table 13


6 Burst Packet Mode Configuration

In Burst Packet Mode, the following packet features are available :

- Configurable FIFO length up to 32 bytes
- Configurable preamble length up to 16 bits
- Configurable address filtering
- Configurable sender/destination address length up to 5 bytes
- Configurable sender (local device) address
- Configurable destination address
- Configurable DC-balanced data scrambling/descrambling
- Configurable CRC generation and error detection

The configuration details of these features are covered below in Sections 6.1 through 6.4. Figure 15 shows the general format of a TRC104 packet.

TRC104 Fixed Length Packet Format



When used, the sender address must be the same length as the destination address. The FIFO must be completely filled with payload data bytes.

Figure 15

6.1 FIFO Configuration

Discontinued

The transmit/receive FIFO length is set with the **FIFO_len** bits in configuration register 0X05. The length can be set from one to 32 bytes. The FIFO must be long enough to hold all payload data bytes. All TRC104 radios in a network *must use the same FIFO length*. The FIFO must be completely filled on every transmission. Padding bytes (user selected value) are used to fill up the transmit FIFO when payload data bytes do not completely fill it.

6.2 Preamble Configuration

The preamble is a 1-0-1-0... sequence of bits sent at the beginning of a packet to allow the receiver data and clock recovery function to lock to the packet bit stream. The preamble is discarded by the receiver. The preamble length is programmable up to 16 bits. The length is configurable in 4-bit segments by setting the **Pream_len** bits in configuration register 0x06. A 16-bit preamble is recommended for most applications.

6.3 Addressing

In Burst Packet mode, the destination address allows a TRC104 to determine if a packet is for it. The sender address can be optionally added to a packet, and is especially useful in networks consisting of more than two radios. The length of the destination addresses is configurable from 1 to 5 bytes. The sender address length is automatically set to the same length. All TRC104 radios in a network *must use the same address length*. The destination address is stripped off by the receiver and is not included in the read out from the FIFO. The sender address may be output before the payload data in a received packet. This feature is enabled through configuration register 0x05, bits 7..6. To avoid random noise causing frequent false detections of a destination address, an address length of at least two bytes is recommended, and three to five bytes is preferred.

6.3.1 Sender (Local Device) Address


The sender (local device) address is configured by writing the address byte(s) into configuration registers 0x0E - 0x12, according to the address length specified by the **ADDR_len** bits in configuration register 0x08. The sender address is written least significant byte first, starting in register 0x0E. The sender address is automatically added to a transmit packet by setting the **DevADD_En** bit to 0 in configuration register 0x05. The sender address may be optionally read out before the payload data in a received packet. This is useful when receiving messages from multiple sources. This option is enabled by setting the **SADDR_pos** bit to 0 in configuration register 0x05.

6.3.2 Destination Address

The destination address is the first field sent after the preamble. If the destination address in a received packet does not match the address stored in the sender (local device) address configuration registers, the packet is discarded and the host microcontroller does not receive an INT flag. The destination address is configured by writing the address byte(s) into configuration registers 0x09 - 0x0D, according to the address length specified by the **ADDR_len** bits in configuration register 0x08. The destination address is written least significant byte first, starting in register 0x09. When transmitting a packet, the destination address may obtained from one of two sources, either automatically from configuration registers 0x09 - 0x0D, or by writing it directly in the packet destination address field. The source for the destination address is chosen by the **DesADD_ref** bit in configuration register 0x05.

6.4 DC-Balanced Scrambl Discontinued


The TRC104 is equipped with a scrambling/descrambling function to improve the DC-balance of a transmitted bit stream. The implementation is show in Figure 16. This function is enabled by setting the SCR_En bit in configuration register 0x02 to 1. The scrambling/descramble function is only available in Burst Packet Mode.



All 7 shift registers set to 1 before each scrambling (DC balancing) calculation $Figure \ 16$

6.4 CRC Error Detection

The CRC error detection option is enabled by setting the **CRC_En** bit in configuration register 0x02 to 1. A twobyte CRC is automatically calculated on the payload field and appended to the end of the transmitted packet. On the receive side, the CRC is recalculated on the payload field and compared to the received CRC. If the CRC match fails, the received packet is handled according to the setting of the **CRC_ERR** bit in configuration register 0x02. Otherwise, a good CRC match generates a flag on the INT pin, and the received CRC is discarded. The polarity of the INT flag is configured by the **LVLINT** bit in configuration register 0x17. There is no interrupt generation for a failed packet. The CRC calculation is based on the CCITT polynomial as shown in Figure 17.







Figure 17

7 Serial Interface

The serial interface provides two-wire serial communication between the TRC104 and its host microcontroller, as shown in Figure 18. All FIFO and configuration parameters are accessible through the serial interface. The FIFO and configuration data pass through the bidirectional SDAT pin with host microcontroller clocking on the SCLK pin. The CS pin state selects whether the FIFO (Burst Packet Mode only) or the internal configuration registers are accessed.





The serial interface is enabled for read/write transactions with the configuration registers by holding the CS pin high. The CS pin must remain high during the transmission of both the address and data bytes or the data will be corrupted. Between each configuration register read/write transaction the serial interface *must be reset by pulling the CS pin low.* Pulling CS high again re-enables the serial interface for a new configuration register read/write transaction. Back-to-back configuration register read/writes are not possible as the configuration register address is not automatically incremented. Refer to Sections 7.1 for additional configuration register access details.

The serial interface is enabled for read/write transactions with the FIFO by holding the CS pin low. Data and clocking are handled through the SDAT and SCLK pins, respectively.

7.1 Configuration Registers Access

The most significant bit of each byte is sent first. The rising SCLK edge is used to sample the received bit, and the falling SCLK edge shifts the data inside the shift register. The most significant bit of the first byte specifies a read or write command followed by seven address bits. The following byte contains the read/write data.

Two bytes are required for each configuration register transaction. The first byte contains the R/W bit (0 = read, 1 = write) and the 7-bit configuration register address. The second byte contains the configuration value to be written or read from the address specified in the first byte. Figure 19 and Table 14 show the timing for a configuration read sequence from the TRC104.






Figure 19

				-
T2	SCLK Cycle Time	200		ns
Т3	Setup Time	10		ns
T4	Hold Time	10		ns
T5	Data Bit Hold Time		20	ns
T6	Last Bit to CS Time	50		ns

Table 14

Figure 20 and Table 5 show the timing for a configuration write sequence to the TRC104.

Configuration Byte Write Timing




Figure 20

ltem	Description	Min	Тур	Max	Unit
T1	CS to 1 st bit time	20			μs
T2	SCLK cycle time	200			ns
Т3	Setup time	10			ns
T4	Hold time	10			ns
T5	Last bit to CS time	50			ns



7.2 Transmit/Receive FIFO Access

Serial data is sent or received through the FIFO according to the TRC104 mode of operation. If the TRC104 is configured for Burst Receive Mode, a FIFO read transaction is implemented on the serial interface. If the TRC104 is configured for Burst Transmit Mode, a FIFO write transaction is implemented on the serial interface. The CS pin must be held low during FIFO transactions. If the CS is allowed to go high, the TRC104 will interpret the data as a register configuration transaction and possibly corrupt the device configuration. See Sections 5.2.1 and 5.2.2 for details on Burst Transmit Mode and Burst Receive Mode using the FIFO.

8 Configuration Registers

The TRC104's user configuration registers are mapped in the address range of 0x00 through 0x18. Sections 8.1 through 8.17 below provide the details for each configuration register. Power-up default settings for the configuration register bit and byte patterns are shown in **bold**.

8.1 T/R Mode and Channe Discontinued

0x00 [default 0x28]

Address	Name	Bits	R/W	Description
0X00	C_Mode	7	r/w	Chip Mode: 0 → Receive Mode 1 → Transmit Mode
	Ch_Num	60	r/w	Channel Frequency: F _{RF} = 2400 + (Ch_Num) in MHz, 1 ≤ Ch_Num ≤ 127 [default is 00101000b]

Table 16

8.2 Transmitter Power and Crystal Frequency Control

0x01 [default 0x03]

Address	Name	Bits	R/W	Description
0X01	-	75	r/w	Reserved, always set to 000b
	PWR	43	r/w	Transmitter Output Power: $00 \rightarrow -20 \text{ dBm}$ $01 \rightarrow -10 \text{ dBm}$ $10 \rightarrow -5 \text{ dBm}$ $11 \rightarrow 0 \text{ dBm}$
		Crystal Frequency Selection: $000 \rightarrow 4 \text{ MHz}$ $001 \rightarrow 8 \text{ MHz}$ $010 \rightarrow 12 \text{ MHz}$ $011 \rightarrow 16 \text{ MHz}$ $100 \rightarrow 20 \text{ MHz}$		

8.3 Data Function Control

Discontinued

0x02 [default 0x78]

Address	Name	Bits	R/W	Description
	-	7	r/w	Reserved, always set to 0b
	D_Mode	6	r/w	Data Mode Select: $0 \rightarrow \text{Continuous Mode}$ $1 \rightarrow \text{Burst Mode}$
	DR	5	r/w	Data Rate Select: $0 \rightarrow 250 \text{ kb/s}$ $1 \rightarrow 1 \text{ Mb/s}$
	Ciph_En	4	r/w	DC-balanced Data Scrambling Enable bit (Burst Mode only): $0 \rightarrow$ Disable Data Scrambling $1 \rightarrow$ Enable Data Scrambling Scramble Polynomial = X ⁷ + X ⁴ + 1
	CRC_En	3	r/w	CRC-16 Enable bit (Burst Mode only): $0 \rightarrow \text{Disable CRC}$ $1 \rightarrow \text{Enable CRC}$ CRC Polynomial = X ¹⁶ + X ¹² + X ⁵ + 1
		21	r/w	Reserved, always set to 0b
	CRC_ERR	0	r/w	Controls clearing the FIFO in Burst Receive Mode if the CRC fails for the current packet $0 \rightarrow Discard \text{ on } CRC \text{ error}$ $1 \rightarrow Do \text{ not discard on } CRC \text{ error}$

Table 18

8.4 RSSI Function Control

0x03 [default 0x87]

Address	Name	Bits	R/W	Description
	-	75	r/w	Reserved, always set to 000b
0X03	RSSIA_Rfsh	4	r/w	Analog RSSI refresh control bit (Continuous Mode only): $0 \rightarrow Do not refresh RSSI value$ $1 \rightarrow Refresh RSSI value$ See Section 3.7 for details of RSSI operation
	RSSIA_thr	30	r/w	DRSSI threshold: when the RSSIA level exceeds RSSIA_thr, the RSSID pin is set high default is 0111b

8.5 RSSI Value

Discontinued

0x04 [default 0x20]

Address	Name	Bits	R/W	Description
0X04	-	76	r/w	Reserved, always set to 00b
	AGC_En	5	r/w	Automatic Gain Control Enable (Continuous Mode only): 0 → Disable AGC 1 → Enable AGC AGC should be left enabled for most applications
	RSSI_G 4 r/w	 RSSI Gain Mode Selection (Continuous Mode only): 0 → High gain mode 1 → Low gain mode 		
	RSSI_val	30	r/w	4-bit digital value of RSSI level after A/D conversion.

Table 20

8.6 Data Format Control

0x05 [default 0x0F]

Address	Name	Bits	R/W	Description
DevAdd_En DevAdd_pos	DevAdd_En	7	r/w	Insert sender (local device) address in transmit packet (Burst Mode only): $0 \rightarrow$ Insert sender address $1 \rightarrow$ Do not insert sender address
	6	r/w	Output received sender address before payload data on receive (Burst Mode only): $0 \rightarrow Output \text{ sender address}$ $1 \rightarrow Do not output sender address$	
0X05	DesAdd_ref	5	r/w	Destination address reference (Burst Mode only): 0 → Registers 0x09 - 0x0D 1 → Provided by the host microcontroller before data is written to FIFO
	FIFO_len	40	r/w	$\begin{array}{l} \mbox{FIFO length (number of payload data bytes, Burst Mode only):} \\ 00000 \rightarrow 1 \mbox{ byte} \\ 00001 \rightarrow 2 \mbox{ bytes} \\ \\ 11111 \rightarrow 32 \mbox{ bytes} \\ \mbox{ Payload data bytes} = \mbox{FIFO_len + 1} \\ \mbox{ where } 0 \leq \mbox{ FIFO_len} \leq 31 \\ \mbox{ default is 01111b} \end{array}$

8.7 Preamble Control

Discontinued

0x06 [default 0x30, override to 0xB0]

Address	Name	Bits	R/W	Description
	-	76	r/w	Reserved, always set to 10b
0X06	Pream_len	54	r/w	Preamble length (Burst Mode only): $00 \rightarrow 4$ bits $01 \rightarrow 8$ bits $10 \rightarrow 12$ bits $11 \rightarrow 16$ bits
	-	30	r/w	Reserved, always set to 0000b

Table 22

8.8 Transmitter Rise/Fall Time Control

0x07 [default 0x21]

Address	Name	Bits	R/W	Description
	-	76	r/w	Reserved, always set to 00b
	PA_RU	54	r/w	Power amplifier ramp-up time (Burst Mode only), reduces transmit bandwidth $00 \rightarrow 0 \ \mu s$ $01 \rightarrow 10 \ \mu s$ $10 \rightarrow 20 \ \mu s$ $11 \rightarrow 30 \ \mu s$
0X07	PA_RD	32	r/w	Power amplifier ramp-down time (Burst Mode only), reduces transmit bandwidth $00 \rightarrow 5 \ \mu s$ $01 \rightarrow 10 \ \mu s$ $10 \rightarrow 20 \ \mu s$ $11 \rightarrow 30 \ \mu s$
	PA_ON	10	r/w	Power amplifier turn-on delay time (Burst Mode only) $00 \rightarrow 0 \ \mu s$ $01 \rightarrow 50 \ \mu s$ $10 \rightarrow 100 \ \mu s$ $11 \rightarrow 150 \ \mu s$

8.9 Address Length Contr Discontinued

0x08 [default 0X03]

Addr	Name	Bits	R/W	Description
	-	73	r/w	Reserved, always set to 00000b
0X08	ADDR_len	20	r/w	Address length of device and destination address (Burst Mode only): $000 \rightarrow$ Invalid, do not use $001 \rightarrow 1$ byte $010 \rightarrow 2$ bytes $101 \rightarrow 5$ bytes $110 - 111 \rightarrow$ Invalid, do not use default is 011b

Table 24

8.10 Destination Address

0x09 [default 0X00]

Address	Name	Bits	R/W	Description
0X09	Dest_ADDR1	70	r/w	Destination address 1

Table 25

0x0A [default 0X00]

Address	Name	Bits	R/W	Description
0X0A	Dest_ADDR2	70	r/w	Destination address 2

Table 26

0x0B [default 0X00]

Address	Name	Bits	R/W	Description
0X0B	Dest_ADDR3	70	r/w	Destination address 3

Table 27

0x0C [default 0X00h]

Address	Name	Bits	R/W	Description
0X0C	Dest_ADDR4	70	r/w	Destination address 4

Table 28

0x0D [default 0X00h]

Address	Name	Bits	R/W	Description
0X0D	Dest_ADDR5	70	r/w	Destination address 5

8.11 Sender (Local Device Discontinued

0x0E [default 0X00]

Address	Name	Bits	R/W	Description
0X0E	Dev_ADDR1	70	r/w	Local device address 1

Table 30

0x0F [default 0X00]

Address	Name	Bits	R/W	Description
0X0F	Dev_ADDR2	70	r/w	Local device address 2

Table 31

0x10 [default 0X00]

Address	Name	Bits	R/W	Description
0X10	Dev_ADDR3	70	r/w	Local device address 3

Table 32

0x11 [default 0X00h]

Address	Name	Bits	R/W	Description
0X11	Dev_ADDR4	70	r/w	Local device address 4

Table 33

0x12 [default 0X00h]

Address	Name	Bits	R/W	Description
0X12	Dev_ADDR5	70	r/w	Local device address 5

Table 34

8.12 Reserved

Do not write to this configuration register address 0x13. It should retain its power-on default value.

8.13 PLL Turn-on Control

0x14 [default 0X00]

Address	Name	Bits	R/W	Description		
0X14	PLL_ON	70	r/w	PLL pre start time: 0000000 \rightarrow No pre turn-on time PLL pre start time = PLL_ON * 20 µs, where 0 < PLL_ON < 255		

8.14 Analog Turn-On Con Discontinued

0x15 [default 0XB4]

Address	Name	Bits	R/W	Description			
	-	76	r/w	Reserved, always set to 10b			
0X15	ANA_ON	54	r/w	Analog circuitry turn-on time (Burst Mode only): $00 \rightarrow 0 \ \mu s$ $01 \rightarrow 10 \ \mu s$ $10 \rightarrow 20 \ \mu s$ $11 \rightarrow 40 \ \mu s$ Note: default value is suitable for most applications			
	-	30	r/w	Reserved, always set to 0100b			

Table 36

8.15 Reserved

Do not write to configuration register address 0x16. It should retain its power-on default value.

8.16 Option Control

0x17 - [default 22h]

Address	Name	Bits	R/W	Description			
0X17	-	72	r/w	Reserved, always set to 0010 00b			
	LVLINT	1	r/w	Active edge for INT pin (Burst Mode only): 0 → Falling edge active (active low) 1 → Rising edge active (active high)			
	LVLDRSSI	0	r/w	Active edge for DRSSI pin (Continuous Mode only): 0 → Falling edge active (active low) 1 → Rising edge active (active high)			

Table 37

8.17 Reserved

Do not write to configuration registers addresses 0x18 and higher, except as discussed in Section 8.18.

8.18 Default Overrides for Enhanced Performance

TRC104 operation can be enhanced by overriding several default values in register addresses shown in Table 38. These override values should be written before the TRC104 is first placed in a transmit or receive mode.

Register Address	Power-on Default	Default Override
0X06	0X30	0XB0
0X2C	0X19	0X18
0X39	0XBB	0XB9
0X4F	0X26	0X66
0X77	0X7C	0X5C

9 Configuration Example

This example details the configuration of a TRC104 application with the following specifications:

Discontinued

Radios in System	Base and remote
Operating Frequency and Power	2408 MHz, 0 dBm
RF Data Rate	1 Mb/s
Address Length	2 bytes
Base Address	0XAA01
Remote Address	0XAA02
Destination Address	Auto-insert
Sender Address Option	Enabled, auto-insert
Sender Address Output on Receive	Enabled
Payload Data Length	4 bytes
DC-Balanced Data Scrambling	Enabled
CRC Error Detection	Enabled
Packet Error Handling	Discard
PLL Pre-start	Enabled
Power Amplifier Ramp Up/Down Timing	10/5 µs
INT Flag Assertion State	High
Host Serial Clocking Rate	1 Mb/s

9.1 Burst Packet Mode Initialization

The following table of 16-bit register configuration constants are used to initialize and control the radios. The most significant bit of the first byte is the configuration write bit. The next seven bits specify the register address. The second byte specifies the register configuration.

Label	Hex Constant	Configuration Register Detail				
Ch_8_RX	0X8008	T/R and Channel Control 0X00: RX, 2408 MHz				
Ch_8_TX	0X8088	T/R and Channel Control 0X00: TX, 2408 MHz				
TX_Pwr	0x811B	TX Power and Crystal Frequency Control 0X01: 0 dBm, 16 MHz				
FIFO_Sz	0X8503	Data Format Control 0x05: auto-insert destination in TX, auto-insert sender in TX, output sender with RX, 4 byte FIFO				
Pre_Ctl	0x86B0	Preamble Control 0X06: default override for enhanced performance				
Addr_Len	0X8802	Address Length Control 0X08: 2-byte addressing				
Bs_Snd_Lo	0X8E01	Base Sender (Local Device) Low Address 0X0E: base low address byte				
Bs_Snd_Hi	0X8FAA	Base Sender (Local Device) High Address 0X0F: base high address byte				
Bs_Dst_Lo	0X8902	Base Destination Low Address 0X09: remote low address byte				
Bs_Dst_Hi	0X8AAA	Base Destination High Address 0X0A: remote high address byte				
Rm_Snd_Lo	0X8E02	Remote Sender (Local Device) Low Address 0X0E: remote low address byte				
Rm_Snd_Hi	0X8FAA	Remote Sender (Local Device) High Address 0X0F: remote high address byte				
Rm_Dst_Lo	0X8901	Remote Destination Low Address 0X09: base low address byte				
Rm_Dst_Hi	0X8AAA	Remote Destination High Address 0X0A: base high address byte				
PLL_Del	0X9401	PLL Turn-on Control Address 0X14: 20 µs delay				
Ovr_2C	0XAC18	Register 0x2C: default override for enhanced performance				
Ovr_39	0XB9B9	Register 0x39: default override for enhanced performance				
Ovr_4F	0XCF66	Register 0x4F: default override for enhanced performance				
Ovr_77	0XF75C	Register 0x77: default override for enhanced performance				

To support the specified configur

Discontinued values. Only two calculations are

ies must be initialized to new constants. The first calculation

is determining the value of Ch_Num in control register 0X00. The calculation is simple:

```
F_{RF} = 2400 + Ch_Num, 1 \le Ch_Num \le 127, in MHz
     or
Ch_Num = F_{RF} - 2400
for 2408 MHz channel operation:
Ch_Num = 2408 - 2400 = 8
```

The second calculation determines the best PLL pre-start delay time. Ideally the PLL turn-on delay time as shown in Figure 5 plus the 170 µs PLL lock time should equal the Burst Transmit Mode FIFO write time. Referring to Figure 13 and Table 12, the FIFO write time for a 1 Mb/s serial clock rate is:

20 µs MODE to FIFO write 32 µs to write 4 bytes 3 µs to write the final three dummy bits 55 µs total

Given the short FIFO length and the 1 Mb/s serial write rate, the FIFO write time is shorter than the PLL lock time, so no delay is necessary. A minimum delay of 20 µs must be set in the PLL Turn-on Control register to enable PLL Pre-start function. Using the 20 µs delay value provides a net Pre-start time of:

55 - 20 = 35 μ s, shorting the transmit turn on latency from to 170 - 35 = 135 μ s

If the FIFO was larger and/or the serial rate slower, the PLL Pre-start function would provide a bigger benefit.

- 1. To initialize each TRC104, enter Sleep Mode by setting control line PMODE to 0 and control line MODE to 1. Hold this state for 100 ms.
- 2. Enter Configuration Mode by setting control line MODE to 0, and control lines CS and PMODE to 1. Hold for 120 ms to allow the radio to reset, which loads the power-on default values in all configuration registers.
- 3. Following the 120 ms reset period and holding the control lines in Configuration Mode, write the Ch_8_RX configuration constant 0X8008 to the TRC104 (base or remote). Set the CS control line to 0 for at least 5 µs, and then set the CS control line back to 1.
- 4. For the base TRC104, write the following additional configuration constants to the radio, cycling the CS control line to 0 for at least 5 µs between each write:

TX Pwr \rightarrow 0X811B $FIFO_Sz \rightarrow 0X8503$ $Pre_Ctl \rightarrow 0X86B0$ Addr_len \rightarrow 0X8802 Bs_Snd_Lo \rightarrow 0X8E01 $Bs_Snd_Hi \rightarrow 0X8FAA$ $Bs_Dst_Lo \rightarrow 0X8902$ $Bs_Dst_Hi \rightarrow 0X8AAA$ $PLL_Del \rightarrow 0X9401$ $Ovr_2C \rightarrow 0XAC18$

 $Ovr_39 \rightarrow 0xB9B9$ $Ovr_4F \rightarrow 0XCF66$ $Ovr_77 \rightarrow 0XF75C$ Discontinued

5. For the remote TRC104, write the following additional configuration constants to the radio, cycling the CS control line to 0 for at least 5 µs between each write:

$$\begin{split} \mathsf{TX}_\mathsf{Pwr} &\rightarrow \mathsf{0X811B} \\ \mathsf{FIFO}_Sz &\rightarrow \mathsf{0X8503} \\ \mathsf{Pre}_\mathsf{Ctl} &\rightarrow \mathsf{0X86B0} \\ \mathsf{Addr}_len &\rightarrow \mathsf{0X8802} \\ \mathsf{Rm}_Snd_Lo &\rightarrow \mathsf{0X8E02} \\ \mathsf{Rm}_Snd_Hi &\rightarrow \mathsf{0X8FAA} \\ \mathsf{Rm}_Dst_Lo &\rightarrow \mathsf{0X8901} \\ \mathsf{Rm}_Dst_Hi &\rightarrow \mathsf{0X8AAA} \\ \mathsf{PLL}_Del &\rightarrow \mathsf{0X9401} \\ \mathsf{Ovr}_2C &\rightarrow \mathsf{0XAC18} \\ \mathsf{Ovr}_39 &\rightarrow \mathsf{0XB9B9} \\ \mathsf{Ovr}_4F &\rightarrow \mathsf{0XCF66} \\ \mathsf{Ovr}_77 &\rightarrow \mathsf{0XF75C} \end{split}$$

6. Enter Standby Mode by setting control line PMODE to 1, and control lines CS and MODE to 0. This mode, Stop Mode, Configuration Mode, Transmit Load/Receive Mode or Burst Transmit Mode can be used without re-initialization. Re-initialization is always required following Sleep Mode or Power-up.

9.2 Burst Packet Transmission

- 1. To transmit, enter Configuration Mode by setting control line MODE to 0, and control lines CS and PMODE to 1.
- 2. Write the Ch_8_TX configuration register constant 0X8088 to the TRC104. Then set the CS control line to 0 for at least 5 μs.
- 3. With CS still 0, set control lines PMODE and MODE to 1 to enter Transmit Load/Receive Mode.
- 4. The host microcontroller will clock the transmit bits into of the FIFO.
- 5. After a 20 µs delay, begin clocking transmit bits into the FIFO, loading the four payload data bytes.
- 6. Count each bit input to the transmit FIFO until the FIFO is completely filled (4 bytes = 32 bits).
- 7. Then add three additional clock cycles. The bits on these three clock cycles can be any value. Internally the radio replaces the placeholder bytes with the destination and sender addresses.
- 8. Set the MODE control line to 0. This initiates the RF transmission.
- 9. The INT flag is asserted when the RF transmission is complete.
- 10. Placing the TRC104 in another operating mode, such as Transmit Load/Receive Mode, will reset the INT flag.

9.3 Burst Packet Reception

- 1. To receive, enter Configuration Mode by setting control line MODE to 0, and lines CS and PMODE to 1.
- 2. Write the Ch_8_RX configuration register constant 0X8008 to the TRC104. Then set the CS control line to 0 for at least 5 μ s.
- 3. With CS still 0, set control lines PMODE and MODE to 1 to enter Transmit Load/Receive Mode.
- 4. In receive, the INT flag is asserted to indicate there are received bits in the FIFO.

- 5. The host microcontroller
- Discontinued 6. Clocking bits out of the ru cycles are discarded.

J. The bits on these two clock

- 7. The first bit from the FIFO is output on the third clock. After clocking out a group of eight bits, check the INT flag line. The flag will reset after the next-to-last byte is clocked from the FIFO. At this point clock the final eight bits from the FIFO.
- 8. All bytes have now been clocked from the FIFO. In this example, the two Sender address bytes and the four payload data bytes will be output.
- 9. Three more clock cycles must follow the final FIFO byte in order to reset the TRC104 to receive the next packet. The bits on these three clock cycles are discarded.

10 Burst Packet Mode Serial Port Message Examples

Sections 10.1 through 10.4 below provide examples of Burst Packet Mode serial port transmit and receive messages. In each example the payload data bytes consist of the following ASCII string:

(stx)TRC104 Range Test Demo(etx)

This 24 byte string in hexadecimal is:

02 54 52 43 31 30 34 20 52 61 6E 67 65 20 54 65 73 74 20 44 65 6D 6F 03

The FIFO length is set to 24 bytes, or 0X18. The two-byte destination address used is 0XAA02, and the sender (local device) address used is 0XAA01. Where sender address transmission is enabled, the TRC104 is also configured to output the sender address in front of the received payload data bytes (see Section 8.6, Table 21).

10.1 Destination Address from Configuration Registers, No Sender Address

Transmit hex message: 02 54 52 43 31 30 34 20 52 61 6E 67 65 20 54 65 73 74 20 44 65 6D 6F 03

Receive hex message: 02 54 52 43 31 30 34 20 52 61 6E 67 65 20 54 65 73 74 20 44 65 6D 6F 03

10.2 Destination Address Written by Host, No Sender Address

Transmit hex message: AA 02 02 54 52 43 31 30 34 20 52 61 6E 67 65 20 54 65 73 74 20 44 65 6D 6F 03

Receive hex message: 02 54 52 43 31 30 34 20 52 61 6E 67 65 20 54 65 73 74 20 44 65 6D 6F 03

10.3 Destination and Sender Addresses from Configuration Registers

Transmit hex message: 02 54 52 43 31 30 34 20 52 61 6E 67 65 20 54 65 73 74 20 44 65 6D 6F 03

Receive hex message: AA 01 02 54 52 43 31 30 34 20 52 61 6E 67 65 20 54 65 73 74 20 44 65 6D 6F 03

10.4 Destination Address Written by Host, Sender Address from Configuration Register


Transmit hex message: AA 02 02 54 52 43 31 30 34 20 52 61 6E 67 65 20 54 65 73 74 20 44 65 6D 6F 03

Receive hex message: AA 01 02 54 52 43 31 30 34 20 52 61 6E 67 65 20 54 65 73 74 20 44 65 6D 6F 03

11 Package Dimensions

Discontinued

4 x 4 mm QFN Package Dimensions



Dimension	N	lillimeter	s	inches		
Dimension	Min	Nom	Max	Min	Nom	Max
A	3.900	4.000	4.100	0.154	0.157	0.161
В	3.900	4.000	4.100	0.154	0.157	0.161
С	2.550	2.650	2.750	0.100	0.104	0.108
D	2.550	2.650	2.750	0.100	0.104	0.108
E	-	0.500	-	-	0.020	-
F	-	2.540	-	-	0.100	-
G	0.350	0.400	0.550	0.014	0.016	0.022
Н	0.180	0.230	0.280	0.007	0.009	0.011
I	0.800	0.850	1.000	0.028	0.030	0.031
J	0.195	0.203	0.211	0.008	0.008	0.008
K	0.000	0.025	0.050	0.000	0.001	0.002

单击下面可查看定价,库存,交付和生命周期等信息

>>Murata(村田)