

# PUMD12-Q

# NPN/PNP resistor-equipped double transistor; R1 = 47 k $\Omega$ , R2 = 47 k $\Omega$

16 December 2021

Product data sheet

# 1. General description

NPN/PNP double Resistor-Equipped Transistor (RET) in a very small SOT363 (SC-88) Surface-Mounted Device (SMD) plastic package.

#### 2. Features and benefits

- 100 mA output current capability
- Built-in bias resistors
- · Simplified circuit design
- · Reduces component count
- Reduces pick and place costs
- Qualified according to AEC-Q101 and recommended for use in automotive applications

## 3. Applications

- Low current peripheral driver
- · Control of IC inputs
- · Replacement of general purpose transistors in digital applications

### 4. Quick reference data

Table 1. Quick reference data

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Per transistor;	Per transistor; for the PNP transistor (TR2) with negative polarity where applicable						
V <sub>CEO</sub>	collector-emitter voltage	open base		-	-	50	V
Io	output current			-	-	100	mA
R1	bias resistor 1		[1]	33	47	61	kΩ
R2/R1	bias resistor ratio		[1]	0.8	1	1.2	

[1] See section "Test information" for resistor calculation and test conditions.



#### NPN/PNP resistor-equipped double transistor; R1 = 47 k $\Omega$ , R2 = 47 k $\Omega$

# 5. Pinning information

**Table 2. Pinning information** 

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	GND1	GND (emitter) TR1		O1 I2 GND2
2	I1	input (base) TR1		
3	O2	output (collector) TR2	6 5 4	R1 R2
4	GND2	GND (emitter) TR2		TR2
5	12	input (base) TR2		TR1 R2 R1
6	O1	output (collector) TR1	☐1 ☐2 ☐3 TSSOP6 (SOT363)	GND1 I1 O2 006aaa143

# 6. Ordering information

**Table 3. Ordering information** 

Type number	Package		
	Name	Description	Version
PUMD12-Q		plastic, surface-mounted package; 6 leads; 0.65 mm pitch; 2.1 mm x 1.25 mm x 0.95 mm body	SOT363

## 7. Marking

Table 4. Marking codes

Type number	Marking code[1]
PUMD12-Q	D%1

[1] % = placeholder for manufacturing site code

NPN/PNP resistor-equipped double transistor; R1 = 47 k $\Omega$ , R2 = 47 k $\Omega$ 


# 8. Limiting values

#### Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
Per transist	or; for the PNP transistor (TF	(2) with negative polarity where applic	able	<u> </u>	'	
V <sub>CBO</sub>	collector-base voltage	open emitter		-	50	V
V <sub>CEO</sub>	collector-emitter voltage	open base		-	50	V
V <sub>EBO</sub>	emitter-base voltage	open collector		-	10	V
VI	input voltage	positive (input voltage TR1)		-	40	V
		negative (input voltage TR1)		-	-10	V
		positive (input voltage TR2)		-	10	V
		negative (input voltage TR2)		-	-40	V
Io	output current			-	100	mA
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> ≤ 25 °C	[1]	-	200	mW
Per device	<u> </u>		'	'	'	
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> ≤ 25 °C	[1]	-	300	mW
Tj	junction temperature			-	150	°C
T <sub>amb</sub>	ambient temperature			-65	150	°C
T <sub>stg</sub>	storage temperature			-65	150	°C

[1] Device mounted on an FR4 Printed-Circuit Board (PCB), single-sided copper, tin-plated and standard footprint.



NPN/PNP resistor-equipped double transistor; R1 = 47 k $\Omega$ , R2 = 47 k $\Omega$ 

## 9. Thermal characteristics

#### **Table 6. Thermal characteristics**

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Per transistor							
$R_{th(j-a)}$	thermal resistance from junction to ambient	in free air	[1]	-	-	625	K/W
Per device							
$R_{th(j-a)}$	thermal resistance from junction to ambient	in free air	[1]	-	-	417	K/W

[1] Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.




Fig. 2. Per transistor: Transient thermal impedance from junction to ambient as a function of pulse duration; typical values

#### NPN/PNP resistor-equipped double transistor; R1 = 47 k $\Omega$ , R2 = 47 k $\Omega$

## 10. Characteristics

#### **Table 7. Characteristics**


 $T_{amb}$  = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Per transistor	; for the PNP transistor (	TR2) with negative polarity where appl	icable				
V <sub>(BR)CBO</sub>	collector-base breakdown voltage	I <sub>C</sub> = 100 μA; I <sub>E</sub> = 0 A		50	-	-	V
V <sub>(BR)CEO</sub>	collector-emitter breakdown voltage	I <sub>C</sub> = 2 mA; I <sub>B</sub> = 0 A		50	-	-	V
I <sub>CBO</sub>	collector-base cut-off current	$V_{CB} = 50 \text{ V}; I_{E} = 0 \text{ A}$		-	-	100	nA
I <sub>CEO</sub>	collector-emitter cut-off	V <sub>CE</sub> = 30 V; I <sub>B</sub> = 0 A		-	-	1	μA
	current	V <sub>CE</sub> = 30 V; I <sub>B</sub> = 0 A; T <sub>j</sub> = 150 °C		-	-	5	μA
I <sub>EBO</sub>	emitter-base cut-off current	V <sub>EB</sub> = 5 V; I <sub>C</sub> = 0 A		-	-	90	μΑ
h <sub>FE</sub>	DC current gain	V <sub>CE</sub> = 5 V; I <sub>C</sub> = 5 mA		80	-	-	
V <sub>CEsat</sub>	collector-emitter saturation voltage	I <sub>C</sub> = 10 mA; I <sub>B</sub> = 0.5 mA		-	-	100	mV
V <sub>I(off)</sub>	off-state input voltage	V <sub>CE</sub> = 5 V; I <sub>C</sub> = 100 μA		-	1.2	0.8	V
V <sub>I(on)</sub>	on-state input voltage	V <sub>CE</sub> = 0.3 V; I <sub>C</sub> = 2 mA		3	1.6	-	V
R1	bias resistor 1		[1]	33	47	61	kΩ
R2/R1	bias resistor ratio		[1]	0.8	1	1.2	
TR1 (NPN)				·			
C <sub>c</sub>	collector capacitance	V <sub>CB</sub> = 10 V; I <sub>E</sub> = 0 A; i <sub>e</sub> = 0 A; f = 1 MHz		-	-	2.5	pF
f <sub>T</sub>	transition frequency	V <sub>CE</sub> = 5 V; I <sub>C</sub> = 10 mA; f = 100 MHz	[2]	-	230	-	MHz
TR2 (PNP)			•	1			_
C <sub>c</sub>	collector capacitance	$V_{CB}$ = -10 V; $I_{E}$ = 0 A; $i_{e}$ = 0 A; $f$ = 1 MHz		-	-	3	pF
f <sub>T</sub>	transition frequency	V <sub>CE</sub> = -5 V; I <sub>C</sub> = -10 mA; f = 100 MHz	[2]	-	180	-	MHz

<sup>[1]</sup> See section "Test information" for resistor calculation and test conditions.

<sup>[2]</sup> Characteristics of built-in transistor

#### NPN/PNP resistor-equipped double transistor; R1 = 47 k $\Omega$ , R2 = 47 k $\Omega$



V<sub>CE</sub> = 5 V (1) T<sub>amb</sub> = 100 °C (2) T<sub>amb</sub> = 25 °C (3) T<sub>amb</sub> = -40 °C

Fig. 3. NPN transistor: DC current gain as a function of collector current; typical values




Fig. 4. **NPN Transistor: Collector current as a function** 

of collector-emitter voltage; typical values

006aac753 10-1 10<sup>-2</sup> 10-1  $10^{2}$ 10 I<sub>C</sub> (mA)


 $I_{\rm C}/I_{\rm B}=20$ 

(1)  $T_{amb} = 100 \, ^{\circ}C$ 

(2)  $T_{amb} = 25 \, ^{\circ}C$ 

(3) T<sub>amb</sub> = -40 °C

Fig. 5. **NPN transistor: Collector-emitter saturation** voltage as a function of collector current; typical values



 $V_{CE} = 0.3 V$ 


(1)  $T_{amb} = -40 \, ^{\circ}C$ 

 $(2) T_{amb} = 25 °C$ 

(3)  $T_{amb} = 100 \, ^{\circ}C$ 

Fig. 6. NPN transistor: On-state input voltage as a function of collector current; typical values

#### NPN/PNP resistor-equipped double transistor; R1 = 47 k $\Omega$ , R2 = 47 k $\Omega$




$$V_{CE} = 5 V$$

$$(1) T_{amb} = -40 ^{\circ} ($$

(2) 
$$T_{amb} = 25 \, ^{\circ}C$$


V<sub>CE</sub> = 5 V (1) T<sub>amb</sub> = -40 °C (2) T<sub>amb</sub> = 25 °C (3) T<sub>amb</sub> = 100 °C

Fig. 7. NPN transistor: Off-state input voltage as a function of collector current; typical values




 $T_{amb}$  = 25 °C

NPN transistor: Collector capacitance as a Fig. 8. function of collector-base voltage; typical



 $V_{CE}$  = 5 V;  $T_{amb}$  = 25 °C

Fig. 9. NPN transistor: Transition frequency as a function of collector current; typical values of built-in transistor



 $V_{CE} = -5 V$ 

 $(1) T_{amb} = 100 °C$ 

(2)  $T_{amb} = 25 \, ^{\circ}C$ 

(3)  $T_{amb} = -40 \, ^{\circ}C$ 

Fig. 10. PNP transistor: DC current gain as a function of collector current; typical values

#### NPN/PNP resistor-equipped double transistor; R1 = 47 k $\Omega$ , R2 = 47 k $\Omega$






Fig. 11. PNP transistor: Collector current as a function of collector-emitter voltage; typical values



 $I_{\rm C}/I_{\rm B}=20$ (1) T<sub>amb</sub> = 100 °C (2) T<sub>amb</sub> = 25 °C (3) T<sub>amb</sub> = -40 °C


Fig. 12. PNP transistor: Collector-emitter saturation voltage as a function of collector current; typical values



 $V_{CE}$  = -0.3 V(1) T<sub>amb</sub> = -40 °C (2) T<sub>amb</sub> = 25 °C

(3) T<sub>amb</sub> = 100 °C

Fig. 13. PNP transistor: On-state input voltage as a function of collector current; typical values



 $V_{CE} = -5 V$ 

 $(1) T_{amb} = -40 °C$ (2) T<sub>amb</sub> = 25 °C

(3)  $T_{amb} = 100 \, ^{\circ}C$ 

Fig. 14. PNP transistor: Off-state input voltage as a function of collector current; typical values

#### NPN/PNP resistor-equipped double transistor; R1 = 47 k $\Omega$ , R2 = 47 k $\Omega$




Fig. 15. PNP transistor: Collector capacitance as a function of collector-base voltage; typical values




Fig. 16. PNP transistor: Transition frequency as a function of collector current; typical values of built-in transistor

NPN/PNP resistor-equipped double transistor; R1 = 47 k $\Omega$ , R2 = 47 k $\Omega$ 

#### 11. Test information

#### **Quality information**

This product has been qualified in accordance with the Automotive Electronics Council (AEC) standard Q101 - *Stress test qualification for discrete semiconductors*, and is suitable for use in automotive applications.

#### **Resistor calculation**

· Calculation of bias resistor 1 (R1)

$$R1 = \frac{V(I12) - V(I11)}{I12 - I11}$$

· Calculation of bias resistor ratio (R2/R1)

$$\frac{R2}{R1} = \frac{V(I14) - V(I13)}{R1 \cdot (I14 - I13)} - 1$$




Fig. 17. NPN transistor: Resistor test circuit




Fig. 18. PNP transistor: Resistor test circuit

#### **Resistor test conditions**


#### **Table 8. Resistor test conditions**

Per transistor; for the PNP transistor with negative polarity

R1 (kΩ)	R2 (kΩ)	Test conditions	est conditions					
		I <sub>I1</sub>	I <sub>12</sub>	I <sub>13</sub>	I <sub>14</sub>			
47	47	55 µA	105 μΑ	-55 µA	-105 μA			


NPN/PNP resistor-equipped double transistor; R1 = 47 k $\Omega$ , R2 = 47 k $\Omega$ 

# 12. Package outline



## NPN/PNP resistor-equipped double transistor; R1 = 47 k $\Omega$ , R2 = 47 k $\Omega$

# 13. Soldering



#### NPN/PNP resistor-equipped double transistor; R1 = 47 k $\Omega$ , R2 = 47 k $\Omega$

# 14. Revision history

#### Table 9. Revision history

Data sheet ID	Release date	Data sheet status	Change notice	Supersedes
PUMD12-Q v.1	20211216	Product data sheet	-	-

#### NPN/PNP resistor-equipped double transistor; R1 = 47 k $\Omega$ , R2 = 47 k $\Omega$

## 15. Legal information

#### Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <a href="https://www.nexperia.com">https://www.nexperia.com</a>.

#### **Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use in automotive applications** — This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or

equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nexperia.com/profile/terms">http://www.nexperia.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### **Trademarks**

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

PUMD12-Q

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2021. All rights reserved

#### NPN/PNP resistor-equipped double transistor; R1 = 47 k $\Omega$ , R2 = 47 k $\Omega$

## **Contents**

General description	1
Features and benefits	1
Applications	1
Quick reference data	1
Pinning information	2
Ordering information	2
Marking	2
Limiting values	3
Thermal characteristics	4
Characteristics	5
Test information	10
Package outline	11
Soldering	12
Revision history	13
Legal information	14
	Features and benefits

For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Date of release: 16 December 2021

<sup>©</sup> Nexperia B.V. 2021. All rights reserved

# 单击下面可查看定价,库存,交付和生命周期等信息

>>Nexperia(安世)