Quad 2-input NAND gate Rev. 7 — 15 January 2024

### 1. General description

The 74AHC00; 74AHCT00 are quad 2-input NAND gates. Inputs are overvoltage tolerant. This feature allows the use of these devices as translators in mixed voltage environments.

#### 2. Features and benefits

- Wide supply voltage range from 2.0 V to 5.5 V
- Input levels:
  - For 74AHC00: CMOS level
  - For 74AHCT00: TTL level
- · Balanced propagation delays
- All inputs have Schmitt-trigger actions
- Overvoltage tolerant inputs to 5.5 V
- High noise immunity
- CMOS low power dissipation
- ESD protection:
  - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
  - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- Latch-up performance exceeds 100 mA per JESD 78 Class II Level A
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C


### 3. Ordering information

#### Table 1. Ordering information


Type number	Package	Package								
	Temperature range	Name	Description	Version						
74AHC00D 74AHCT00D	-40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	<u>SOT108-1</u>						
74AHC00PW 74AHCT00PW	-40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	<u>SOT402-1</u>						
74AHC00BQ 74AHCT00BQ	-40 °C to +125 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 × 3 × 0.85 mm	<u>SOT762-1</u>						

# nexperia

### 4. Functional diagram



## 5. Pinning information



### 5.1. Pinning

#### 5.2. Pin description

Table 2. Pin	description
--------------	-------------

Symbol	Pin	Description
1A, 2A, 3A, 4A	1, 4, 9, 12	data inputs
1B, 2B, 3B, 4B	2, 5, 10, 13	data inputs
1Y, 2Y, 3Y, 4Y	3, 6, 8, 11	data outputs
GND	7	ground (0 V)
V <sub>CC</sub>	14	supply voltage

2 / 12

### 6. Functional description

#### Table 3. Function selection

H = HIGH voltage level; L = LOW voltage level; X = don't care.

Input C		Output
nA	nB	nY
L	X	Н
Х	L	Н
Н	Н	L

### 7. Limiting values

#### Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+7.0	V
VI	input voltage		-0.5	+7.0	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < -0.5 V [1	] -20	-	mA
I <sub>ОК</sub>	output clamping current	$V_{\rm O}$ < -0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V [1]	] -20	+20	mA
lo	output current	$V_{O} = -0.5 \text{ V to} (V_{CC} + 0.5 \text{ V})$	-25	+25	mA
I <sub>CC</sub>	supply current		-	+75	mA
I <sub>GND</sub>	ground current		-75	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40 \text{ °C to } +125 \text{ °C}$ [2	] -	500	mW

The input and output voltage ratings may be exceeded if the input and output current ratings are observed. [1] [2]

For SOT108-1 (SO14) package: Ptot derates linearly with 10.1 mW/K above 100 °C.

For SOT402-1 (TSSOP14) package: Ptot derates linearly with 7.3 mW/K above 81 °C.

For SOT762-1 (DHVQFN14) package: Ptot derates linearly with 9.6 mW/K above 98 °C.

### 8. Recommended operating conditions

#### Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		74AHC00			74AHCT00			
			Min	Тур	Max	Min	Тур	Max		
V <sub>CC</sub>	supply voltage		2.0	5.0	5.5	4.5	5.0	5.5	V	
VI	input voltage		0	-	5.5	0	-	5.5	V	
Vo	output voltage		0	-	V <sub>CC</sub>	0	-	V <sub>CC</sub>	V	
T <sub>amb</sub>	ambient temperature		-40	+25	+125	-40	+25	+125	°C	
Δt/ΔV	input transition rise and	V <sub>CC</sub> = 3.3 V ± 0.3 V	-	-	100	-	-	-	ns/V	
	fall rate	V <sub>CC</sub> = 5.0 V ± 0.5 V	-	-	20	-	-	20	ns/V	

# 9. Static characteristics

#### Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	25 °C		-40 °C to +85 °C		-40 °C to +125 °C		Unit	
			Min	Тур	Max	Min	Max	Min	Max	1
74AHC0	0	1			1		1	1	1	
V <sub>IH</sub>	HIGH-level	V <sub>CC</sub> = 2.0 V	1.5	-	-	1.5	-	1.5	-	V
	input voltage	V <sub>CC</sub> = 3.0 V	2.1	-	-	2.1	-	2.1	-	V
		V <sub>CC</sub> = 5.5 V	3.85	-	-	3.85	-	3.85	-	V
V <sub>IL</sub>	LOW-level	V <sub>CC</sub> = 2.0 V	-	-	0.5	-	0.5	-	0.5	V
	input voltage	V <sub>CC</sub> = 3.0 V	-	-	0.9	-	0.9	-	0.9	V
		V <sub>CC</sub> = 5.5 V	-	-	1.65	-	1.65	-	1.65	V
V <sub>OH</sub>	HIGH-level	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>								
	output voltage	I <sub>O</sub> = -50 μA; V <sub>CC</sub> = 2.0 V	1.9	2.0	-	1.9	-	1.9	-	V
		I <sub>O</sub> = -50 μA; V <sub>CC</sub> = 3.0 V	2.9	3.0	-	2.9	-	2.9	-	V
		I <sub>O</sub> = -50 μA; V <sub>CC</sub> = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		I <sub>O</sub> = -4.0 mA; V <sub>CC</sub> = 3.0 V	2.58	-	-	2.48	-	2.40	-	V
		I <sub>O</sub> = -8.0 mA; V <sub>CC</sub> = 4.5 V	3.94	-	-	3.80	-	3.70	-	V
V <sub>OL</sub>	LOW-level	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>								
	output voltage	I <sub>O</sub> = 50 μA; V <sub>CC</sub> = 2.0 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 50 μA; V <sub>CC</sub> = 3.0 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 50 μA; V <sub>CC</sub> = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 4.0 mA; V <sub>CC</sub> = 3.0 V	-	-	0.36	-	0.44	-	0.55	V
		I <sub>O</sub> = 8.0 mA; V <sub>CC</sub> = 4.5 V	-	-	0.36	-	0.44	-	0.55	V
I	input leakage current	V <sub>I</sub> = 5.5 V or GND; V <sub>CC</sub> = 0 V to 5.5 V	-	-	0.1	-	1.0	-	2.0	μA
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5$ V	-	-	2.0	-	20	-	40	μA
CI	input capacitance	V <sub>I</sub> = V <sub>CC</sub> or GND	-	3.0	10	-	10	-	10	pF
74AHCT	00		1							
V <sub>IH</sub>	HIGH-level input voltage	$V_{CC}$ = 4.5 V to 5.5 V	2.0	-	-	2.0	-	2.0	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	-	-	0.8	-	0.8	-	0.8	V
V <sub>OH</sub>	HIGH-level	$V_{I} = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 V$								
	output voltage	l <sub>o</sub> = -50 μA	4.4	4.5	-	4.4	-	4.4	-	V
		I <sub>O</sub> = -8.0 mA	3.94	-	-	3.80	-	3.70	-	V
V <sub>OL</sub>	LOW-level	$V_{I} = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 V$								
	output voltage	$I_0 = 50 \mu\text{A}$	-	0	0.1	-	0.1	_	0.1	V
		$I_0 = 8.0 \text{ mA}$	-	-	0.36	-	0.44	-	0.55	V
I	input leakage current	V <sub>I</sub> = 5.5 V or GND; V <sub>CC</sub> = 0 V to 5.5 V	-	-	0.1	-	1.0	-	2.0	μA
I <sub>CC</sub>	supply current	V <sub>I</sub> = V <sub>CC</sub> or GND; I <sub>O</sub> = 0 A; V <sub>CC</sub> = 5.5 V	-	-	2.0	-	20	-	40	μA

#### **Quad 2-input NAND gate**

Symbol	Parameter	Conditions		25 °C		25 °C -40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	Min	Мах	
-00		per input pin; $V_1 = V_{CC} - 2.1 \text{ V}; I_0 = 0 \text{ A};$ other pins at $V_{CC}$ or GND; $V_{CC} = 4.5 \text{ V}$ to 5.5 V	-	-	1.35	-	1.5	-	1.5	mA
Cı	input capacitance	V <sub>I</sub> = V <sub>CC</sub> or GND	-	3.0	10	-	10	-	10	pF

### 10. Dynamic characteristics

#### Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Fig. 5.

Symbol	Parameter	Conditions			25 °C		-40 °C t	o +85 °C	-40 °C to	o +125 °C	Unit
				Min	Typ[1]	Max	Min	Мах	Min	Max	
74AHC0	0				1	1	1	1	1	-	
t <sub>pd</sub>	propagation	nA, nB to nY; see Fig. 4	[2]								
	delay	V <sub>CC</sub> = 3.0 V to 3.6 V									
		C <sub>L</sub> = 15 pF		-	4.5	7.9	1.0	9.5	1.0	10.0	ns
		C <sub>L</sub> = 50 pF		-	6.0	11.4	1.0	13.0	1.0	14.5	ns
		$V_{CC}$ = 4.5 V to 5.5 V									
		C <sub>L</sub> = 15 pF		-	3.2	5.5	1.0	6.5	1.0	7.0	ns
		C <sub>L</sub> = 50 pF		-	4.5	7.5	1.0	8.5	1.0	9.5	ns
C <sub>PD</sub>	power dissipation capacitance	$C_L$ = 50 pF; f <sub>i</sub> = 1 MHz; V <sub>I</sub> = GND to V <sub>CC</sub>	[3]	-	7.0	-	-	-	-	-	pF
74AHCT	00	-									
t <sub>pd</sub>	propagation	nA, nB to nY; see Fig. 4	[2]								
	delay	V <sub>CC</sub> = 4.5 V to 5.5 V									
		C <sub>L</sub> = 15 pF		-	3.3	6.9	1.0	8.0	1.0	9.0	ns
		C <sub>L</sub> = 50 pF		-	4.5	7.9	1.0	9.0	1.0	10.0	ns
C <sub>PD</sub>	power dissipation capacitance	$C_L$ = 50 pF; f <sub>i</sub> = 1 MHz; V <sub>I</sub> = GND to V <sub>CC</sub>	[3]	-	7.0	-	-	-	-	-	pF

[1] Typical values are measured at nominal supply voltage ( $V_{CC}$  = 3.3 V and  $V_{CC}$  = 5.0 V).

[2]

 $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ). [3]

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:

 $f_i$  = input frequency in MHz;

 $f_o$  = output frequency in MHz;


C<sub>L</sub> = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in V;

N = number of inputs switching;


 $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.

#### 10.1. Waveforms



#### **Table 8. Measurement points**

Туре	Input	Output
	V <sub>M</sub>	V <sub>M</sub>
74AHC00	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
74AHCT00	1.5 V	$0.5 \times V_{CC}$



Definitions test circuit:

 $R_T$  = termination resistance should be equal to output impedance  $Z_o$  of the pulse generator.


C<sub>L</sub> = load capacitance including jig and probe capacitance.

#### Test circuit for measuring switching times Fig. 5.

Table 9. Test data				
Туре	Input	iput L		Test
	VI	t <sub>r</sub> , t <sub>f</sub>	CL	
74AHC00	V <sub>CC</sub>	≤ 3.0 ns	15 pF, 50 pF	t <sub>PLH</sub> , t <sub>PHL</sub>
74AHCT00	3.0 V	≤ 3.0 ns	15 pF, 50 pF	t <sub>PLH</sub> , t <sub>PHL</sub>

**Quad 2-input NAND gate** 

## **11. Package outline**



#### Fig. 6. Package outline SOT108-1 (SO14)

#### **Quad 2-input NAND gate**




Fig. 7. Package outline SOT402-1 (TSSOP14)

#### Quad 2-input NAND gate




Fig. 8. Package outline SOT762-1 (DHVQFN14)

# **12. Abbreviations**

Acronym	Description
CDM	Charge Device Model
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
TTL	Transistor-Transistor Logic

# 13. Revision history

Table 11. Revision histo					
Document ID	Release date	Data sheet status	Change notice	Supersedes	
74AHC_AHCT00 v.7	20240115	Product data sheet	-	74AHC_AHCT00 v.6	
Modifications:	<ul> <li><u>Section 2</u>: ESD specification updated according to the latest JEDEC standard.</li> <li><u>Fig. 6</u>, <u>Fig. 7</u>: Aligned SO and TSSOP package outline drawings to JEDEC MS-012 and MO-153.</li> </ul>				
74AHC_AHCT00 v.6	20230901	Product data sheet	-	74AHC_AHCT00 v.5	
Modifications:	<u>Section 2</u> : ESD specification updated according to the latest JEDEC standard.				
74AHC_AHCT00 v.5	20200526	Product data sheet	-	74AHC_AHCT00 v.4	
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia.</li> <li>Legal texts have been adapted to the new company name where appropriate.</li> <li><u>Section 1</u> and <u>Section 2</u> updated.</li> <li><u>Table 4</u>: Derating values for P<sub>tot</sub> total power dissipation have been updated.</li> <li>Package outline drawing of SOT762-1 (<u>Fig. 8</u>) updated.</li> </ul>				
74AHC_AHCT00 v.4	20080428	Product data sheet	-	74AHC_AHCT00 v.3	
Modifications:	<u>Table 6</u> : the conditions for input leakage current have been changed.				
74AHC_AHCT00 v.3	20080108	Product data sheet	-	74AHC_AHCT00 v.2	
74AHC_AHCT00 v.2	19990923	Product specification	-	74AHC_AHCT00 v.1	
74AHC_AHCT00 v.1	19981209	Product specification	-	-	

# 14. Legal information

#### Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

 Please consult the most recently issued document before initiating or completing a design.

- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <u>https://www.nexperia.com</u>.

#### **Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

#### **Quad 2-input NAND gate**

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### **Trademarks**

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Product data sheet

#### **Quad 2-input NAND gate**

### Contents

1. General description	1
2. Features and benefits	1
3. Ordering information	1
4. Functional diagram	2
5. Pinning information	2
5.1. Pinning	2
5.2. Pin description	2
6. Functional description	3
7. Limiting values	3
8. Recommended operating conditions	3
9. Static characteristics	4
10. Dynamic characteristics	5
10.1. Waveforms	
11. Package outline	7
12. Abbreviations	10
13. Revision history	10
14. Legal information	11

© Nexperia B.V. 2024. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 15 January 2024

74AHC\_AHCT00

单击下面可查看定价,库存,交付和生命周期等信息

>>Nexperia(安世)