LSF0204-Q100

4-bit bidirectional multi-voltage level translator; open-drain; push-pull

Rev. 2 — 28 October 2020

Product data sheet

1. General description

The LSF0204-Q100 is an 4 channel bidirectional multi-voltage level translator for open-drain and push-pull applications. It supports up to 100 MHz up translation and \geq 100 MHz down translation at \leq 30 pF capacitive load. There is no need for a direction pin which minimizes system effort. The LSF0204-Q100 supports 5 V tolerant I/O pins for compatibility with TTL levels in a variety of applications. The ability to set up different voltage translation levels on each channel makes the device very flexible and suitable for a lot of different applications.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

- · Automotive product qualification in accordance with AEC-Q100 (Grade 1)
 - Specified from -40 °C to +125 °C
- Bidirectional voltage translation with no direction pin
- Up translation
 - ≥ 100 MHz; C_L = 15 pF, 30 pF
 - ≥ 80 MHz; C_L = 50 pF
- Down translation
 - ≥ 120 MHz; C_L = 15 pF, 30 pF
 - ≥ 100 MHz; C_L = 50 pF
- Hot insertion
- Bidirectional voltage level translation between:
 - 0.8 V and 1.8 V, 2.5 V, 3.3 V and 5.0 V
 - 1.2 V and 1.8 V, 2.5 V, 3.3 V and 5.0 V
 - 1.8 V and 2.5 V, 3.3 V and 5.0 V
 - 2.5 V and 3.3 V and 5.0 V3.3 V and 5.0 V
- Low standby current
- 5 V tolerant I/O pins to support TTL
- Low R_{ON} provides less signal distortion
- Latch-up performance exceeds 100 mA per JESD78 class II level A
- ESD protection:
 - HBM ANSI/ESDA/JEDEC JS-001 exceeds 2000 V
 - CDM ANSI/ESDA/JEDEC JS-002 exceeds 1000 V

3. Applications

- GPIO, MDIO, PMBus, SMBus, SDIO, UART, I²C, and other interfaces in Telecom infrastructure
- Industrial
- Personal computing




4-bit bidirectional multi-voltage level translator; open-drain; push-pull

4. Ordering information

Table 1. Ordering information


Type number	Package								
	Temperature range	Name	Description	Version					
LSF0204PW-Q100	-40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1					

5. Functional diagram



6. Pinning information

6.1. Pinning



4-bit bidirectional multi-voltage level translator; open-drain; push-pull

6.2. Pin description

Table 2. Pin description

able 211 ill decemption								
Symbol	Pin	Description						
refA	1	reference voltage A (EN input circuit is referenced to refA)						
A1, A2, A3, A4	2, 3, 4, 5	data input/output A						
n.c.	6, 9	not connected						
GND	7	ground (0 V)						
EN	8	enable input (active HIGH)						
B1, B2, B3, B4	13, 12, 11, 10	data input/output B						
refB	14	reference voltage B						

7. Functional description

Table 3. Function table

 $H = HIGH \ voltage \ level; \ L = LOW \ voltage \ level; \ Z = high-impedance \ OFF-state.$

Input	input/output
EN[1]	An, Bn channel
Н	An = Bn
L	Z

^[1] EN input circuit is referenced to refA

8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
VI	input voltage	pins refA, refB, An, Bn and EN [1]	-0.5	+7.0	V
I _{I/O}	input/ouput current	pins refA, refB, An and Bn; continuous channel current	-	+128	mA
I _{IK}	input clamping current	V _I < 0 V	-50	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	[2]	-	500	mW

The minimum input voltage rating may be exceeded if the input current rating is observed.

9. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
VI	input voltage	pins refA, refB, An, Bn and EN	0.0	5.0	V
I _{I/O}	input/ouput current	pins refA, refB, An and Bn; continuous channel current	-	+64	mA
T _{amb}	ambient temperature		-40	+125	°C
Δt/ΔV	input transition rise and fall rate	EN input	-	10	ns/V

LSF0204_Q100

^[2] For SOT402-1 (TSSOP14) package: Ptot derates linearly with 7.3 mW/K above 81 °C.

4-bit bidirectional multi-voltage level translator; open-drain; push-pull

10. Static characteristics

Table 6. Static characteristics

At recommended operating conditions voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	$T_{amb} = -$	Unit			
			Min	Typ [1]	Max		
V _{IK}	input clamping voltage	V _{I(EN)} = 0 V; I _I = -18 mA	-1.2	-	-	V	
I _{IH}	HIGH-level input current	$V_{I} = 5 \text{ V}; V_{I(EN)} = 0 \text{ V}$	-	-	5	μΑ	
I _I	input current	EN input; V_{refA} = 4.5 V; V_{refB} = 5.5 V; $V_{I(EN)}$ = 0 V to V_{refA} ; I_O = 0 A	-	-	±1	μA	
V _{IH} HIGH-level		EN input					
	input voltage	V _{refA} = 1.5 V to 4.5 V	$0.7V_{refA}$	-	-	V	
		V _{refA} = 1.0 V to 1.5 V	$0.8V_{refA}$	-	-	V	
V_{IL}	LOW-level	EN input					
	input voltage	V _{refA} = 1.5 V to 4.5 V	-	-	$0.3V_{\text{refA}}$	V	
		V _{refA} = 1.0 V to 1.5 V	-	-	$0.3V_{refA}$	V	
I _{refB-A}	leakage current refB to refA	$V_{refA} = V_{I(EN)} = 1.8 \text{ V}; V_{refB} = 3.3 \text{ V}; I_O = 0 \text{ A}; V_I = 3.3 \text{ V or GND}$	-	-	3.5	μA	
I _{GND}	ground current	$V_{refA} = V_{I(EN)} = 1.8 \text{ V}; V_{refB} = 3.3 \text{ V}; I_O = 0 \text{ A}; V_I = 3.3 \text{ V or GND}$	-	0.2	-	μA	
I _{OFF}	power-off leakage current	$V_{refA} = V_{refB} = V_{I(EN)} = 0 \text{ V}; I_O = 0 \text{ A}; V_I = 5 \text{ V or GND}$	$V_{\text{refB}} = V_{\text{I(EN)}} = 0 \text{ V}; I_{\text{O}} = 0 \text{ A}; V_{\text{I}} = 5 \text{ V or GND}$		±1	μA	
C _I	input capacitance	pins refA, refB and EN; V _I = 3 V or 0 V	oins refA, refB and EN; V _I = 3 V or 0 V		-	pF	
C _{io(off)}	OFF-state input/output capacitance	pins An, Bn; $V_O = 0 \text{ V or } 3 \text{ V}$; $V_{I(EN)} = 0 \text{ V}$	-	3	6	pF	
C _{io(on)}	ON-state input/output capacitance	pins An, Bn; $V_O = 0 \text{ V or } 3 \text{ V}$; $V_{I(EN)} = 3.0 \text{ V}$	-	8	13	pF	
R _{ON}	ON resistance	see <u>Fig. 3</u> [2]					
		V _I = 0 V; I _O = 64 mA;					
		V _{refA} = V _{I(EN)} = 3.3 V; V _{refB} = 5 V	-	3	-	Ω	
		V _{refA} = V _{I(EN)} = 1.8 V; V _{refB} = 5 V	-	4	-	Ω	
		V _I = 0 V; I _O = 32 mA;					
		V _{refA} = V _{I(EN)} = 1.0 V; V _{refB} = 5 V	-	7	-	Ω	
		V _{refA} = V _{I(EN)} = 1.8 V; V _{refB} = 5 V	-	4	-	Ω	
		V _{refA} = V _{I(EN)} = 2.5 V; V _{refB} = 5 V	-	3.5	-	Ω	
		V_{I} = 1.8 V; I_{O} = 15 mA; V_{refA} = $V_{I(EN)}$ = 3.3 V; V_{refB} = 5 V	-	5	-	Ω	
		V_{I} = 1 V; I_{O} = 10 mA; V_{refA} = $V_{I(EN)}$ = 1.8 V; V_{refB} = 3.3 V	-	8	-	Ω	
		$V_{I} = 0 \text{ V}; I_{O} = 10 \text{ mA}; V_{refA} = V_{I(EN)} = 1 \text{ V}; V_{refB} = 3.3 \text{ V}$	-	6	-	Ω	
		$V_{I} = 0 \text{ V}; I_{O} = 10 \text{ mA}; V_{refA} = V_{I(EN)} = 1 \text{ V}; V_{refB} = 1.8 \text{ V}$	-	6	-	Ω	


^[1] All typical values are measured at T_{amb} = 25 °C.

LSF0204_Q100

All information provided in this document is subject to legal disclaimers.

^[2] Measured by the voltage drop between the An and Bn pins at the indicated current through the switch. ON resistance is determined by the lowest voltage of the two (An or Bn) pins.

4-bit bidirectional multi-voltage level translator; open-drain; push-pull



11. Dynamic characteristics

Table 7. Dynamic characteristics

GND = 0 V; for waveforms see Fig. 4 and Fig. 5; for test circuit see Fig. 6

Symbol	Parameter	Conditions	T _{amb}	= -40 °C to +1	125 °C	Unit
			Min	Typ[1]	Max	
Translati	ng down (3.3 V to 1.8 \	/)				'
t _{PLH}	LOW to HIGH	An to Bn or Bn to An				
	propagation delay	$V_{refA} = V_{I(EN)} = 1.8 \text{ V}; V_{refB} = 3.3 \text{ V};$ $V_{I} = 3.3 \text{ V}; V_{M} = 1.15 \text{ V}$				
		C _L = 15 pF	-	0.3	5.19	ns
		C _L = 30 pF	-	0.5	5.29	ns
		C _L = 50 pF	-	0.7	5.49	ns
t _{PHL}	HIGH to LOW	An to Bn or Bn to An				
	propagation delay	$V_{refA} = V_{I(EN)} = 1.8 \text{ V}; V_{refB} = 3.3 \text{ V};$ $V_{I} = 3.3 \text{ V}; V_{M} = 1.15 \text{ V}$				
		C _L = 15 pF	-	0.5	4.5	ns
		C _L = 30 pF	-	0.7	4.7	ns
		C _L = 50 pF	-	0.9	4.9	ns
t _{PLZ}	LOW to OFF-state	EN to An or Bn				
	propagation delay	$V_{refA} = V_{I(EN)} = 1.8 \text{ V}; V_{refB} = 3.3 \text{ V}; V_{M} = 1.15 \text{ V}$				
		C _L = 15 pF	-	11	15	ns
		C _L = 30 pF	-	12	16.5	ns
		C _L = 50 pF	-	13	18	ns
PZL	OFF-state to LOW	EN to An or Bn				
	propagation delay	$V_{refA} = V_{I(EN)} = 1.8 \text{ V}; V_{refB} = 3.3 \text{ V}; V_{M} = 1.15 \text{ V}$				
		C _L = 15 pF	-	23	37	ns
		C _L = 30 pF	-	30	40	ns
		C _L = 50 pF	-	33	45	ns

4-bit bidirectional multi-voltage level translator; open-drain; push-pull


Symbol	Parameter	Conditions	T _{amb}	Unit		
			Min	Typ[1]	Max	
f _{max}	maximum frequency	$V_{refA} = V_{I(EN)} = 1.8 \text{ V}; V_{refB} = 3.3 \text{ V}; V_{I} = 3.3 \text{ V}; V_{M} = 1.15 \text{ V}$				
		C _L = 15 pF	-	120	-	MHz
		C _L = 30 pF	-	120	-	MHz
		C _L = 50 pF	-	100	-	MHz
Translati	ng down (3.3 V to 1.2 V)					'
t _{PLH}	LOW to HIGH	An to Bn or Bn to An				
	propagation delay	$V_{refA} = V_{I(EN)} = 1.2 \text{ V}; V_{refB} = 3.3 \text{ V}; V_{I} = 3.3 \text{ V}; V_{M} = 0.85 \text{ V}$				
		C _L = 15 pF	-	0.3	3.8	ns
		C _L = 30 pF	-	0.5	3.9	ns
		C _L = 50 pF	-	0.8	4.1	ns
t _{PHL}	HIGH to LOW	An to Bn or Bn to An				
	propagation delay	$V_{refA} = V_{I(EN)} = 1.2 \text{ V}; V_{refB} = 3.3 \text{ V};$ $V_{I} = 3.3 \text{ V}; V_{M} = 0.85 \text{ V}$				
		C _L = 15 pF	-	0.6	4.3	ns
		C _L = 30 pF	-	0.7	4.5	ns
		C _L = 50 pF	-	0.9	4.7	ns
max	maximum frequency	$V_{refA} = V_{I(EN)} = 1.2 \text{ V}; V_{refB} = 3.3 \text{ V}; V_{I} = 3.3 \text{ V}; V_{M} = 0.85 \text{ V}$				
		C _L = 15 pF	-	120	-	MHz
		C _L = 30 pF	-	120	-	MHz
		C _L = 50 pF	-	100	-	MHz
Translati	ng up (1.8 V to 3.3 V)					
t _{PLH}	LOW to HIGH	An to Bn or Bn to An				
	propagation delay	$V_{refA} = V_{I(EN)} = 1.8 \text{ V}; V_{refB} = 3.3 \text{ V}; V_{I} = 1.8 \text{ V}; V_{M} = 0.9 \text{ V}$				
		C _L = 15 pF	-	0.2	5.1	ns
		C _L = 30 pF	-	0.4	5.3	ns
		C _L = 50 pF	-	0.6	5.7	ns
PHL	HIGH to LOW	An to Bn or Bn to An				
	propagation delay	$V_{refA} = V_{I(EN)} = 1.8 \text{ V}; V_{refB} = 3.3 \text{ V};$ $V_{I} = 1.8 \text{ V}; V_{M} = 0.9 \text{ V}$				
		C _L = 15 pF	-	0.7	5.3	ns
		C _L = 30 pF	-	1	6.4	ns
		C _L = 50 pF	-	1.3	6.7	ns
PLZ	LOW to OFF-state	EN to An or Bn				
	propagation delay	$V_{refA} = V_{I(EN)} = 1.8 \text{ V}; V_{refB} = 3.3 \text{ V}; V_{M} = 0.9 \text{ V}$				
		C _L = 15 pF	-	11	15	ns
		C _L = 30 pF	-	12	16.5	ns
		C _L = 50 pF	-	13	18	ns

4-bit bidirectional multi-voltage level translator; open-drain; push-pull

Symbol	Parameter	Conditions	T _{amb}	T _{amb} = -40 °C to +125 °C			
			Min	Typ[1]	Max		
t _{PZL}	OFF-state to LOW	EN to An or Bn					
	propagation delay	$V_{refA} = V_{I(EN)} = 1.8 \text{ V}; V_{refB} = 3.3 \text{ V}; V_{M} = 0.9 \text{ V}$					
		C _L = 15 pF	-	23	37	ns	
		C _L = 30 pF	-	30	40	ns	
		C _L = 50 pF	-	33	45	ns	
f _{max}	maximum frequency	$V_{refA} = V_{I(EN)} = 1.8 \text{ V}; V_{refB} = 3.3 \text{ V}; V_{I} = 1.8 \text{ V}; V_{M} = 0.9 \text{ V}; R_{L} = 100 \Omega$					
		C _L = 15 pF	-	100	-	MHz	
		C _L = 30 pF	-	100	-	MHz	
		C _L = 50 pF	-	80	-	MHz	
Translati	ng up (1.2 V to 1.8 V)						
t _{PLH}	LOW to HIGH	An to Bn or Bn to An					
	propagation delay	$V_{refA} = V_{I(EN)} = 1.2 \text{ V}; V_{refB} = 1.8 \text{ V};$ $V_{I} = 1.2 \text{ V}; V_{M} = 0.6 \text{ V}$					
		C _L = 15 pF	-	0.2	6.85	ns	
		C _L = 30 pF	-	0.4	7.05	ns	
		C _L = 50 pF	-	0.65	7.25	ns	
t _{PHL}	HIGH to LOW	An to Bn or Bn to An					
	propagation delay	$V_{refA} = V_{I(EN)} = 1.2 \text{ V}; V_{refB} = 1.8 \text{ V}; V_{I} = 1.2 \text{ V}; V_{M} = 0.6 \text{ V}$					
		C _L = 15 pF	-	1	5.4	ns	
		C _L = 30 pF	-	1.3	6.5	ns	
		C _L = 50 pF	-	1.6	7.03	ns	
f _{max}	maximum frequency	$V_{refA} = V_{I(EN)} = 1.2 \text{ V}; V_{refB} = 1.8 \text{ V}; V_{I} = 1.2 \text{ V}; V_{M} = 0.6 \text{ V}; R_{L} = 100 \Omega$					
		C _L = 15 pF	-	100	-	MHz	
		C _L = 30 pF	-	100	-	MHz	
		C _L = 50 pF	-	80	-	MHz	

^[1] All typical values are measured at T_{amb} = 25 °C.


11.1. Waveforms and test circuit



LSF0204_Q100

All information provided in this document is subject to legal disclaimers.


4-bit bidirectional multi-voltage level translator; open-drain; push-pull




Measurement points are given in Table 8.

Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig. 5. The enable (EN) to output (An, Bn) propagation delay times



a. V_I source waveform



b. Test circuit

Test data is given in Table 8; The An and Bn pins may be exchanged.

All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz; Z_O = 50 Ω . Definitions test circuit: C_L = Load capacitance including jig and probe capacitance; R_L = Load resistance; S1/S2 = Test selection switch.

Fig. 6. Test circuit for measuring switching times

Table 8. Test data

Input	Load			V _{EXT}			
t _r , t _f	C _L	R _L					
		t _{PLH} , t _{PHL} , t _{PLZ} , t _{PZL}		t _{PLH} , t _{PHL} , f _{max}	t _{PLZ} , t _{PZL} [1]		
≤ 2 ns	15 pF, 30 pF, 50 pF	500 Ω	100 Ω	V_{refB}	V _{refA} , V _{refB}		

[1] For measuring t_{PLZ} , t_{PZL} (translating up) $V_{EXT} = V_{refB}$. For measuring t_{PLZ} , t_{PZL} (translating down) $V_{EXT} = V_{refA}$.

LSF0204_Q100


All information provided in this document is subject to legal disclaimers

4-bit bidirectional multi-voltage level translator; open-drain; push-pull

12. Package outline

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT402-1		MO-153				99-12-27 03-02-18

Fig. 7. Package outline SOT402-1 (TSSOP14)

LSF0204_Q100

4-bit bidirectional multi-voltage level translator; open-drain; push-pull

13. Abbreviations

Table 9. Abbreviations

Acronym	Description
CDM	Charged Device Model
ESD	ElectroStatic Discharge
НВМ	Human Body Model
PRR	Pulse Rate Repetition
TTL	Transistor-Transistor Logic

14. Revision history

Table 10. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
LSF0204_Q100 v.2	20201028	Product data sheet	-	LSF0204_Q100 v.1	
Modifications:	 Section 2 updated. Table 7: f_{max} values corrected. 				
LSF0204_Q100 v.1	20200818	Product data sheet	-	-	

Downloaded From Oneyac.com

4-bit bidirectional multi-voltage level translator; open-drain; push-pull

15. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or

equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

LSF0204_Q100

All information provided in this document is subject to legal disclaimers.

4-bit bidirectional multi-voltage level translator; open-drain; push-pull

Contents

1. Ge	neral description
2. Fea	atures and benefits
3. Ap	plications
4. Ord	dering information
5. Fur	nctional diagram
6. Pin	ning information
6.1. P	Pinning2
6.2. P	in description
7. Fur	nctional description
8. Lin	niting values
9. Red	commended operating conditions
	atic characteristics4
11. Dy	ynamic characteristics
11.1.	Waveforms and test circuit
12. Pa	ackage outline
13. Al	bbreviations10
14. Re	evision history10
	egal information1

For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Date of release: 28 October 2020

Product data sheet

[©] Nexperia B.V. 2020. All rights reserved

单击下面可查看定价,库存,交付和生命周期等信息

>>Nexperia(安世)