74AHC2G32; 74AHCT2G32

Dual 2-input OR gate Rev. 5 — 1 September 2023

### 1. General description

The 74AHC2G32; 74AHCT2G32 is a dual 2-input OR gate. Inputs are overvoltage tolerant. This feature allows the use of these devices as translators in mixed voltage environments.

### 2. Features and benefits

- Wide supply voltage range from 2.0 to 5.5 V
- Overvoltage tolerant inputs to 5.5 V
- Input levels:
  - For 74AHC2G32: CMOS level
  - For 74AHCT2G32: TTL level
- CMOS low power dissipation
- · Symmetrical output impedance
- High noise immunity
- Low power dissipation
- Balanced propagation delays
- Latch-up performance exceeds 100 mA per JESD 78 Class II Level A
- ESD protection:
  - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
  - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C

## 3. Ordering information

#### Table 1. Ordering information

Type number	Package					
	Temperature range	Name	Description	Version		
74AHC2G32DP 74AHCT2G32DP	-40 °C to +125 °C	TSSOP8	plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm	<u>SOT505-2</u>		
74AHC2G32DC 74AHCT2G32DC	-40 °C to +125 °C	VSSOP8	plastic very thin shrink small outline package; 8 leads; body width 2.3 mm	<u>SOT765-1</u>		

### 4. Marking

. . .

. . . . .


Table 2. Marking	
Type number	Marking code[1]
74AHC2G32DP	A32
74AHCT2G32DP	C32
74AHC2G32DC	A32
74AHCT2G32DC	C32

[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.

# nexperia


**Dual 2-input OR gate** 

## 5. Functional diagram



# 6. Pinning information

### 6.1. Pinning



### 6.2. Pin description

#### Table 3. Pin description

Symbol	Pin	Description
1A, 2A	1, 5	data input
1B, 2B	2, 6	data input
GND	4	ground (0 V)
1Y, 2Y	7, 3	data output
V <sub>CC</sub>	8	supply voltage

### 7. Functional description

#### Table 4. Function table

*H* = *HIGH* voltage level; *L* = *LOW* voltage level.

Input	Output	
nA	nB	nY
L	L	L
L	Н	Н
Н	L	Н
Н	Н	Н

### 8. Limiting values

#### Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+7.0	V
VI	input voltage		-0.5	+7.0	V
I <sub>IK</sub>	input clamping current	V <sub>1</sub> < -0.5 V [1]	-20	-	mA
I <sub>OK</sub>	output clamping current	$V_{\rm O} < -0.5 \text{ V or } V_{\rm O} > V_{\rm CC} + 0.5 \text{ V}$ [1]	-	±20	mA
I <sub>O</sub>	output current	$-0.5 V < V_O < V_{CC} + 0.5 V$	-	±25	mA
I <sub>CC</sub>	supply current		-	75	mA
I <sub>GND</sub>	ground current		-75	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> = -40 °C to +125 °C [2]	-	250	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For SOT505-2 (TSSOP8) package: P<sub>tot</sub> derates linearly with 4.6 mW/K above 96 °C.

For SOT765-1 (VSSOP8) package: Ptot derates linearly with 4.9 mW/K above 99 °C.

# 9. Recommended operating conditions

#### Table 6. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	7	4AHC2G	32	74	Unit		
			Min	Тур	Мах	Min	Тур	Max	1
V <sub>CC</sub>	supply voltage		2.0	5.0	5.5	4.5	5.0	5.5	V
VI	input voltage		0	-	5.5	0	-	5.5	V
Vo	output voltage		0	-	V <sub>CC</sub>	0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	ambient temperature		-40	+25	+125	-40	+25	+125	°C
Δt/ΔV	input transition rise and	V <sub>CC</sub> = 3.3 V ± 0.3 V	-	-	100	-	-	-	ns/V
	fall rate	$V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	-	-	20	-	-	20	ns/V

# **10. Static characteristics**

#### Table 7. Static characteristics

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Тур	Мах	Min	Max	Min	Max	
74AHC2	G32	I				I	1	II		
VIH	HIGH-level	V <sub>CC</sub> = 2.0 V	1.5	-	-	1.5	-	1.5	-	V
	input voltage	V <sub>CC</sub> = 3.0 V	2.1	-	-	2.1	-	2.1	-	V
		V <sub>CC</sub> = 5.5 V	3.85	-	-	3.85	-	3.85	-	V
V <sub>IL</sub>	LOW-level	V <sub>CC</sub> = 2.0 V	-	-	0.5	-	0.5	-	0.5	V
	input voltage	V <sub>CC</sub> = 3.0 V	-	-	0.9	-	0.9	-	0.9	V
		V <sub>CC</sub> = 5.5 V	-	-	1.65	-	1.65	-	1.65	V
V <sub>OH</sub>	HIGH-level	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>								
	output voltage	I <sub>O</sub> = -50 μA; V <sub>CC</sub> = 2.0 V	1.9	2.0	-	1.9	-	1.9	-	V
		I <sub>O</sub> = -50 μA; V <sub>CC</sub> = 3.0 V	2.9	3.0	-	2.9	-	2.9	-	V
		I <sub>O</sub> = -50 μA; V <sub>CC</sub> = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		I <sub>O</sub> = -4.0 mA; V <sub>CC</sub> = 3.0 V	2.58	-	-	2.48	-	2.40	-	V
		I <sub>O</sub> = -8.0 mA; V <sub>CC</sub> = 4.5 V	3.94	-	-	3.8	-	3.70	-	V
V <sub>OL</sub>	LOW-level	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>								
	output voltage	I <sub>O</sub> = 50 μA; V <sub>CC</sub> = 2.0 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 50 μA; V <sub>CC</sub> = 3.0 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 50 μΑ; V <sub>CC</sub> = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 4.0 mA; V <sub>CC</sub> = 3.0 V	-	-	0.36	-	0.44	-	0.55	V
		I <sub>O</sub> = 8.0 mA; V <sub>CC</sub> = 4.5 V	-	-	0.36	-	0.44	-	0.55	V
I	input leakage current	V <sub>I</sub> = 5.5 V or GND; V <sub>CC</sub> = 0 V to 5.5 V	-	-	0.1	-	1.0	-	2.0	μA
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5$ V	-	-	1.0	-	10	-	40	μA
CI	input capacitance		-	1.5	10	-	10	-	10	pF
74AHCT	2G32									
V <sub>IH</sub>	HIGH-level input voltage	$V_{CC}$ = 4.5 V to 5.5 V	2.0	-	-	2.0	-	2.0	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	-	-	0.8	-	0.8	-	0.8	V
V <sub>OH</sub>	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	Ι <sub>Ο</sub> = -50 μΑ	4.4	4.5	-	4.4	-	4.4	-	V
		I <sub>O</sub> = -8.0 mA	3.94	-	-	3.8	-	3.70	-	V
V <sub>OL</sub>	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I <sub>O</sub> = 50 μA	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 8.0 mA	-	-	0.36	-	0.44	-	0.55	V
I	input leakage current	V <sub>I</sub> = 5.5 V or GND; V <sub>CC</sub> = 0 V to 5.5 V	-	-	0.1	-	1.0	-	2.0	μA
I <sub>CC</sub>	supply current	V <sub>I</sub> = V <sub>CC</sub> or GND; I <sub>O</sub> = 0 A; V <sub>CC</sub> = 5.5 V	-	-	1.0	-	10	-	40	μA

4/11

### **Dual 2-input OR gate**

Symbol	Parameter	Conditions	25 °C		-40 °C to +85 °C		-40 °C to +125 °C		Unit	
			Min	Тур	Мах	Min	Мах	Min	Max	]
ΔI <sub>CC</sub>	additional supply current	per input pin; V <sub>I</sub> = 3.4 V; other inputs at V <sub>CC</sub> or GND; $I_O = 0 A$ ; V <sub>CC</sub> = 5.5 V	-	-	1.35	-	1.5	-	1.5	mA
CI	input capacitance		-	1.5	10	-	10	-	10	pF

## **11. Dynamic characteristics**

#### **Table 8. Dynamic characteristics**

GND = 0 V; for test circuit see Fig. 5.

Symbol	Parameter	Conditions			25 °C		-40 °C	to +85 °C	-40 °C to +125 °C		Unit
				Min	Тур	Max	Min	Мах	Min	Мах	
74AHC2	G32	1			1			1			1
t <sub>pd</sub>	propagation	nA, nB to nY; see Fig. 4	[1]								
	delay	V <sub>CC</sub> = 3.0 V to 3.6 V	[2]								
		C <sub>L</sub> = 15 pF		-	4.4	7.9	1.0	9.5	1.0	10.0	ns
		C <sub>L</sub> = 50 pF		-	6.3	11.4	1.0	13.0	1.0	14.5	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	[3]								
	C <sub>L</sub> = 15 pF		-	3.2	5.5	1.0	6.5	1.0	7.0	ns	
		C <sub>L</sub> = 50 pF		-	4.6	7.5	1.0	8.5	1.0	9.5	ns
C <sub>PD</sub>	power dissipation capacitance	per buffer; $C_L = 50 \text{ pF}; f_i = 1 \text{ MHz};$ $V_I = \text{GND to } V_{CC}$	[4]	-	16	-	-	-	-	-	pF
74AHCT	2G32	,									
t <sub>pd</sub>	propagation	nA, nB to nY; see Fig. 4	[1]								
	delay	V <sub>CC</sub> = 4.5 V to 5.5 V	[3]								
		C <sub>L</sub> = 15 pF		-	3.3	6.9	1.0	8.0	1.0	9.0	ns
		C <sub>L</sub> = 50 pF		-	4.8	7.9	1.0	9.0	1.0	10.0	ns
C <sub>PD</sub>	power dissipation capacitance	per buffer; $C_L = 50 \text{ pF}; f_i = 1 \text{ MHz};$ $V_I = \text{GND to } V_{CC}$	[4]	-	17	-	-	-	-	-	pF

[1]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ . [2] Typical values are measured at  $V_{CC} = 3.3 \text{ V}$ . [3] Typical values are measured at  $V_{CC} = 5.0 \text{ V}$ . [4]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W).  $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma(C_L \times V_{CC}^2 \times f_o)$  where:

 $f_i$  = input frequency in MHz;

 $f_o$  = output frequency in MHz;

 $C_L$  = output load capacitance in pF;


V<sub>CC</sub> = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.

**Dual 2-input OR gate** 

### 11.1. Waveforms and test circuit




Measurement points are given in <u>Table 9</u>.

 $V_{\text{OL}}$  and  $V_{\text{OH}}$  are typical output voltage levels that occur with the output load.

#### Fig. 4. The input (nA and nB) to output (nY) propagation delays

#### Table 9. Measurement points

Туре	Input	Output
	V <sub>M</sub>	V <sub>M</sub>
74AHC2G32	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>
74AHCT2G32	1.5 V	0.5V <sub>CC</sub>




C<sub>L</sub> = Load capacitance including jig and probe capacitance; R<sub>L</sub> = Load resistance; S1 = Test selection switch.

#### Fig. 5. Test circuit for measuring switching times

#### Table 10. Test data

Туре	Input		Load		S1 position		
	VI	t <sub>r</sub> , t <sub>f</sub>	CL	RL	t <sub>PHL</sub> , t <sub>PLH</sub>	t <sub>PZH</sub> , t <sub>PHZ</sub>	t <sub>PZL</sub> , t <sub>PLZ</sub>
74AHC2G32	V <sub>CC</sub>	≤ 3 ns	15 pF, 50 pF	1 kΩ	open	GND	V <sub>CC</sub>
74AHCT2G32	3 V	≤ 3 ns	15 pF, 50 pF	1 kΩ	open	GND	V <sub>CC</sub>

# 12. Package outline




#### Fig. 6. Package outline SOT505-2 (TSSOP8)

74AHC\_AHCT2G32

# 74AHC2G32; 74AHCT2G32

#### **Dual 2-input OR gate**





# 13. Abbreviations

Table 11. Abbreviations					
Acronym	Description				
CDM	Charged Device Model				
CMOS	Complementary Metal-Oxide Semiconductor				
DUT	Device Under Test				
ESD	ElectroStatic Discharge				
HBM	Human Body Model				
TTL	Transistor-Transistor Logic				

# 14. Revision history

### Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
74AHC_AHCT2G32 v.5	20230901	Product data sheet	-	74AHC_AHCT2G32 v.4		
Modifications:	• <u>Section 2</u> : E	<ul> <li><u>Section 1</u> and <u>Section 2</u> updated.</li> <li><u>Section 2</u>: ESD specification updated according to the latest JEDEC standard.</li> <li><u>Section 8</u>: Derating values for P<sub>tot</sub> total power dissipation updated.</li> </ul>				
74AHC_AHCT2G32 v.4	20181218	Product data sheet	-	74AHC_AHCT2G32 v.3		
Modifications:	guidelines o Legal texts l	<ul> <li>The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia.</li> <li>Legal texts have been adapted to the new company name where appropriate.</li> <li>Type numbers 74AHC2G32GD and 74AHCT2G32GD removed.</li> </ul>				
74AHC_AHCT2G32 v.3	20130514	Product data sheet	-	74AHC_AHCT2G32 v.2		
Modifications:	For type number 74AHC2G32GD and 74AHCT2G32GD XSON8U has changed to XSON8.					
74AHC_AHCT2G32 v.2	20090120	Product data sheet	-	74AHC_AHCT2G32 v.1		
Modifications:	guidelines o • Legal texts l	<ul> <li>guidelines of NXP Semiconductors.</li> <li>Legal texts have been adapted to the new company name where appropriate.</li> </ul>				
74AHC_AHCT2G32 v.1	20040223	Product specification	-	-		

# 74AHC2G32; 74AHCT2G32

#### **Dual 2-input OR gate**

# 15. Legal information

#### **Data sheet status**

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

 Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <u>https://www.nexperia.com</u>.

#### **Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Product data sheet

### **Contents**

1. General description	1
2. Features and benefits	1
3. Ordering information	1
4. Marking	1
5. Functional diagram	2
6. Pinning information	2
6.1. Pinning	2
6.2. Pin description	2
7. Functional description	2
8. Limiting values	3
9. Recommended operating conditions	3
10. Static characteristics	4
11. Dynamic characteristics	5
11.1. Waveforms and test circuit	6
12. Package outline	7
13. Abbreviations	9
14. Revision history	9
15. Legal information	10

© Nexperia B.V. 2023. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 1 September 2023

11 / 11

单击下面可查看定价,库存,交付和生命周期等信息

>>Nexperia(安世)