74LVC1G175

Single D-type flip-flop with reset; positive-edge trigger
Rev. 11 — 15 August 2023

Product data sheet

1. General description

The 74LVC1G175 is a low-power, low-voltage single positive edge triggered D-type flip-flop with individual data (D) input, clock (CP) input, master reset (MR) input, and Q output.

The master reset (MR) is an asynchronous active LOW input and operates independently of the clock input. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse. The D input must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.

The inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of this device in a mixed 3.3 V and 5 V environment.

This device is fully specified for partial power-down applications using I_{OFF} . The I_{OFF} circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

Schmitt trigger action at all inputs makes the circuit highly tolerant of slower input rise and fall times.

2. Features and benefits

- Wide supply voltage range from 1.65 V to 5.5 V
- High noise immunity
- Overvoltage tolerant inputs to 5.5 V
- ±24 mA output drive (V_{CC} = 3.0 V)
- CMOS low power dissipation
- Direct interface with TTL levels
- I_{OFF} circuitry provides partial Power-down mode operation
- · Latch-up performance exceeds 250 mA
- Complies with JEDEC standard:
 - JESD8-7 (1.65 V to 1.95 V)
 - JESD8-5 (2.3 V to 2.7 V)
 - JESD8C (2.7 V to 3.6 V)
 - JESD36 (4.5 V to 5.5 V)
- ESD protection:
 - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
 - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- · Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C.



Single D-type flip-flop with reset; positive-edge trigger

3. Ordering information

Table 1. Ordering information

Type number	Package			
	Temperature range	Name	Description	Version
74LVC1G175GW	-40 °C to +125 °C	TSSOP6	plastic thin shrink small outline package; 6 leads; body width 1.25 mm	SOT363-2
74LVC1G175GV	-40 °C to +125 °C	SC-74; TSOP6	plastic surface-mounted package; 6 leads	<u>SOT457</u>
74LVC1G175GM	-40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 × 1.45 × 0.5 mm	SOT886
74LVC1G175GN	-40 °C to +125 °C	XSON6	extremely thin small outline package; no leads; 6 terminals; body 0.9 × 1.0 × 0.35 mm	SOT1115
74LVC1G175GS	-40 °C to +125 °C	XSON6	extremely thin small outline package; no leads; 6 terminals; body 1.0 × 1.0 × 0.35 mm	SOT1202


4. Marking

Table 2. Marking


Type number	Marking code [1]
74LVC1G175GW	YT
74LVC1G175GV	V75
74LVC1G175GM	YT
74LVC1G175GN	YT
74LVC1G175GS	YT

^[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.

5. Functional diagram




Single D-type flip-flop with reset; positive-edge trigger



6. Pinning information

6.1. Pinning



6.2. Pin description

Table 3. Pin description

Symbol	Pin	Description
СР	1	clock input (LOW-to-HIGH, edge-triggered)
GND	2	ground (0 V)
D	3	data input
Q	4	output Q
V _{CC}	5	supply voltage
MR	6	master reset input (active LOW)

Single D-type flip-flop with reset; positive-edge trigger

7. Functional description

Table 4. Function table

H = HIGH voltage level; h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition;

L = LOW voltage level; I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition;

 \uparrow = LOW-to-HIGH CP transition; X = don't care.

Operating mode	Input	nput					
	MR CP D		D	Q			
Reset (clear)	L	Х	Х	L			
Load '1'	Н	↑	h	Н			
Load '0'	Н	↑	I	L			

8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+6.5	V
I _{IK}	input clamping current	V _I < 0 V	-50	-	mA
VI	input voltage	[1]	-0.5	+6.5	V
I _{OK}	output clamping current	$V_O > V_{CC}$ or $V_O < 0$ V	-	±50	mA
Vo	output voltage	Active mode [1]	-0.5	V _{CC} + 0.5	V
		Power-down mode; $V_{CC} = 0 \text{ V}$ [1]	-0.5	+6.5	V
Io	output current	$V_O = 0 V \text{ to } V_{CC}$	-	±50	mA
I _{CC}	supply current		-	100	mA
I _{GND}	ground current		-100	-	mA
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$ [2]	-	250	mW
T _{stg}	storage temperature		-65	+150	°C

^[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

For SOT457 (SC-74; TSOP6) package: P_{tot} derates linearly with 4.1 mW/K above 89 °C.

For SOT886 (XSON6) package: Ptot derates linearly with 3.3 mW/K above 74 °C.

For SOT1115 (XSON6) package: Ptot derates linearly with 3.2 mW/K above 71 °C.

For SOT1202 (XSON6) package: Ptot derates linearly with 3.3 mW/K above 74 °C.

9. Recommended operating conditions

Table 6. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{CC}	supply voltage		1.65	-	5.5	V
VI	input voltage		0	-	5.5	V
Vo	output voltage	Active mode	0	-	V _{CC}	V
		Power-down mode; V _{CC} = 0 V	0	-	5.5	V
T _{amb}	ambient temperature		-40	-	+125	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 1.65 V to 2.7 V	-	-	20	ns/V
		V _{CC} = 2.7 V to 5.5 V	-	-	10	ns/V

74LVC1G175

^[2] For SOT363-2 (TSSOP6) package: P_{tot} derates linearly with 3.7 mW/K above 83 °C.

Single D-type flip-flop with reset; positive-edge trigger

10. Static characteristics

Table 7. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ [1]	Max	Unit
T _{amb} = -4	40 °C to +85 °C				-	
V _{IH}	HIGH-level input	V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}	-	-	V
	voltage	V _{CC} = 2.3 V to 2.7 V	1.7	-	-	V
		V _{CC} = 2.7 V to 3.6 V	2.0	-	-	V
		V _{CC} = 4.5 V to 5.5 V	0.7 × V _{CC}	-	-	V
V _{IL}	LOW-level input	V _{CC} = 1.65 V to 1.95 V	-	-	0.35 × V _{CC}	V
	voltage	V _{CC} = 2.3 V to 2.7 V	-	-	0.7	V
		V _{CC} = 2.7 V to 3.6 V	-	-	0.8	V
		V _{CC} = 4.5 V to 5.5 V	-	-	0.3 × V _{CC}	V
V _{OH}	HIGH-level output	$V_I = V_{IH}$ or V_{IL}				
	voltage	I _O = -100 μA; V _{CC} = 1.65 V to 5.5 V	V _{CC} - 0.1	-	-	V
		I _O = -4 mA; V _{CC} = 1.65 V	1.2	1.54	-	V
		I _O = -8 mA; V _{CC} = 2.3 V	1.9	2.15	-	V
		I _O = -12 mA; V _{CC} = 2.7 V	2.2	2.50	-	V
		I _O = -24 mA; V _{CC} = 3.0 V	2.3	2.62	-	V
		I _O = -32 mA; V _{CC} = 4.5 V	3.8	4.11	-	V
V _{OL}	LOW-level output	$V_I = V_{IH}$ or V_{IL}				
	voltage	I _O = 100 μA; V _{CC} = 1.65 V to 5.5 V	-	-	0.10	V
		I _O = 4 mA; V _{CC} = 1.65 V	-	0.07	0.45	V
		I _O = 8 mA; V _{CC} = 2.3 V	-	0.12	0.30	V
		I _O = 12 mA; V _{CC} = 2.7 V	-	0.17	0.40	V
		I _O = 24 mA; V _{CC} = 3.0 V	-	0.33	0.55	V
		I _O = 32 mA; V _{CC} = 4.5 V	-	0.39	0.55	V
I _I	input leakage current	$V_{CC} = 0 \text{ V to } 5.5 \text{ V}; V_I = 5.5 \text{ V or GND}$ [2]	-	±0.1	±1	μΑ
I _{OFF}	power-off leakage current	$V_{CC} = 0 \text{ V}; V_{I} \text{ or } V_{O} = 5.5 \text{ V}$	-	±0.1	±2	μΑ
I _{CC}	supply current	V_{CC} = 1.65 V to 5.5 V; I_{O} = 0 A; V_{I} = 5.5 V or GND	-	0.1	4	μΑ
Δl _{CC}	additional supply current	$V_{CC} = 2.3 \text{ V to } 5.5 \text{ V}; V_I = V_{CC} - 0.6 \text{ V};$ [2] $I_O = 0 \text{ A}$	-	5	500	μΑ
Cı	input capacitance	V_{CC} = 3.3 V; V_{I} = GND to V_{CC}	-	2.5	-	pF

Single D-type flip-flop with reset; positive-edge trigger

Symbol	Parameter	Conditions	Min	Typ [1]	Max	Unit
T _{amb} = -	40 °C to +125 °C				1	
V _{IH}	HIGH-level input	V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}	-	-	V
	voltage	V _{CC} = 2.3 V to 2.7 V	1.7	-	-	V
		V _{CC} = 2.7 V to 3.6 V	2.0	-	-	V
		V _{CC} = 4.5 V to 5.5 V	0.7 × V _{CC}	-	-	V
V _{IL}	LOW-level input	V _{CC} = 1.65 V to 1.95 V	-	-	0.35 × V _{CC}	V
	voltage	V _{CC} = 2.3 V to 2.7 V	-	-	0.7	V
		V _{CC} = 2.7 V to 3.6 V	-	-	0.8	V
		V _{CC} = 4.5 V to 5.5 V	-	-	0.3 × V _{CC}	V
V _{OH}	HIGH-level output	$V_I = V_{IH}$ or V_{IL}				
	voltage	I _O = -100 μA; V _{CC} = 1.65 V to 5.5 V	V _{CC} - 0.1	-	-	V
		I _O = -4 mA; V _{CC} = 1.65 V	0.95	-	-	V
		I _O = -8 mA; V _{CC} = 2.3 V	1.7	-	-	V
		I _O = -12 mA; V _{CC} = 2.7 V	1.9	-	-	V
		I _O = -24 mA; V _{CC} = 3.0 V	2.0	-	-	V
		I _O = -32 mA; V _{CC} = 4.5 V	3.4	-	-	V
V_{OL}	LOW-level output	$V_I = V_{IH}$ or V_{IL}				
	voltage	I _O = 100 μA; V _{CC} = 1.65 V to 5.5 V	-	-	0.10	V
		I _O = 4 mA; V _{CC} = 1.65 V	-	-	0.70	V
		I _O = 8 mA; V _{CC} = 2.3 V	-	-	0.45	V
		I _O = 12 mA; V _{CC} = 2.7 V	-	-	0.60	V
		I _O = 24 mA; V _{CC} = 3.0 V	-	-	0.80	V
		I _O = 32 mA; V _{CC} = 4.5 V	-	-	0.80	V
I _I	input leakage current	V _{CC} = 0 V to 5.5 V; V _I = 5.5 V or GND	-	-	±1	μΑ
I _{OFF}	power-off leakage current	$V_{CC} = 0 \text{ V}; V_{I} \text{ or } V_{O} = 5.5 \text{ V}$	-	-	±2	μΑ
I _{CC}	supply current	V _{CC} = 1.65 V to 5.5 V; I _O = 0 A; V _I = 5.5 V or GND	-	-	4	μΑ
ΔI _{CC}	additional supply current	V_{CC} = 2.3 V to 5.5 V; V_{I} = V_{CC} - 0.6 V; I_{O} = 0 A	-	-	500	μΑ

^[1] All typical values are measured at T_{amb} = 25 °C. [2] These typical values are measured at V_{CC} = 3.3 V.

Single D-type flip-flop with reset; positive-edge trigger

11. Dynamic characteristics

Table 8. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Fig. 9.

Symbol	Parameter	Conditions	-4	0 °C to +85	°C	-40 °C to	Unit	
			Min	Typ [1]	Max	Min	Max	
t _{pd}	propagation	CP to Q; see Fig. 7 [2]						
delay		V _{CC} = 1.65 V to 1.95 V	1.5	4.9	13.4	1.5	17	ns
		V _{CC} = 2.3 V to 2.7 V	1.0	3.1	7.1	1.0	9.0	ns
		V _{CC} = 2.7 V	1.0	3.2	7.1	1.0	9.0	ns
		V _{CC} = 3.0 V to 3.6 V	1.0	3.1	5.7	0.5	7.5	ns
		V _{CC} = 4.5 V to 5.5 V	1.0	2.2	4.0	0.5	5.5	ns
		MR to Q; see Fig. 8						
		V _{CC} = 1.65 V to 1.95 V	1.5	4.3	12.9	1.5	17	ns
		V _{CC} = 2.3 V to 2.7 V	1.0	2.8	7.0	1.0	9.0	ns
		V _{CC} = 2.7 V	1.0	3.0	7.0	1.0	9.0	ns
		V _{CC} = 3.0 V to 3.6 V	1.0	2.5	5.8	0.5	7.5	ns
		V _{CC} = 4.5 V to 5.5 V	1.0	2.0	4.1	0.5	5.5	ns
t _W	pulse width	CP HIGH or LOW; see Fig. 7						
		V _{CC} = 1.65 V to 1.95 V	6.2	-	-	6.2	-	ns
		V _{CC} = 2.3 V to 2.7 V	2.7	-	-	2.7	-	ns
		V _{CC} = 2.7 V	2.7	-	-	2.7	-	ns
		V _{CC} = 3.0 V to 3.6 V	2.7	1.3	-	2.7	-	ns
		V _{CC} = 4.5 V to 5.5 V	2.0	-	-	2.0	-	ns
		MR LOW; see Fig. 8						
		V _{CC} = 1.65 V to 1.95 V	6.2	-	-	6.2	-	ns
		V _{CC} = 2.3 V to 2.7 V	2.7	-	-	2.7	-	ns
		V _{CC} = 2.7 V	2.7	-	-	2.7	-	ns
		V _{CC} = 3.0 V to 3.6 V	2.7	1.6	-	2.7	-	ns
		V _{CC} = 4.5 V to 5.5 V	2.0	-	-	2.0	-	ns
t _{rec}	recovery time	MR; see Fig. 8						
		V _{CC} = 1.65 V to 1.95 V	1.9	-	-	1.9	-	ns
		V _{CC} = 2.3 V to 2.7 V	1.4	-	-	1.4	-	ns
		V _{CC} = 2.7 V	1.3	-	-	1.3	-	ns
		V _{CC} = 3.0 V to 3.6 V	1.2	0.4	-	1.2	-	ns
		V _{CC} = 4.5 V to 5.5 V	1.0	-	-	1.0	-	ns
t _{su}	set-up time	D to CP; see Fig. 7						
		V _{CC} = 1.65 V to 1.95 V	2.9	-	-	2.9	-	ns
		V _{CC} = 2.3 V to 2.7 V	1.7	-	-	1.7	-	ns
		V _{CC} = 2.7 V	1.7	-	-	1.7	-	ns
		V _{CC} = 3.0 V to 3.6 V	1.3	0.5	-	1.3	-	ns
		V _{CC} = 4.5 V to 5.5 V	1.1	-	-	1.1	-	ns

Single D-type flip-flop with reset; positive-edge trigger

Symbol	Parameter	Conditions	-4	0 °C to +85	°C	-40 °C to	+125 °C	Unit
			Min	Typ [1]	Max	Min	Max	
t _h	hold time	D to CP; see Fig. 7						
		V _{CC} = 1.65 V to 1.95 V	0.0	-	-	0.0	-	ns
		V _{CC} = 2.3 V to 2.7 V	0.3	-	-	0.3	-	ns
		V _{CC} = 2.7 V	0.5	-	-	0.5	-	ns
		V _{CC} = 3.0 V to 3.6 V	1.2	0.2	-	1.2	-	ns
		V _{CC} = 4.5 V to 5.5 V	0.5	-	-	0.5	-	ns
f _{max}	maximum	CP; see Fig. 7						
	frequency	V _{CC} = 1.65 V to 1.95 V	80	125	-	80	-	MHz
		V _{CC} = 2.3 V to 2.7 V	175	-	-	175	-	MHz
		V _{CC} = 2.7 V	175	-	-	175	-	MHz
		V _{CC} = 3.0 V to 3.6 V	175	300	-	175	-	MHz
		V _{CC} = 4.5 V to 5.5 V	200	-	-	200	-	MHz
C _{PD}	power dissipation capacitance	$V_{I} = GND \text{ to } V_{CC}; V_{CC} = 3.3 \text{ V}$ [3]	-	14	-	-	-	pF

- Typical values are measured at T_{amb} = 25 °C and V_{CC} = 1.8 V, 2.5 V, 2.7 V, 3.3 V and 5.0 V respectively.
- t_{pd} is the same as t_{PLH} and t_{PHL} . C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

f_o = output frequency in MHz;


C_L = output load capacitance in pF;

V_{CC} = supply voltage in Volts;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.

11.1. Waveforms and test circuit



Measurement points are given in Table 9.


The shaded areas indicate when the input is permitted to change for predictable output performance.

V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

The clock input (CP) to output (Q) propagation delays, the clock pulse width, the D to CP set-up, Fig. 7. the CP to D hold times, and the maximum clock pulse frequency

74LVC1G175

Single D-type flip-flop with reset; positive-edge trigger




Measurement points are given in Table 9.

V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig. 8. The master reset (\overline{MR}) input to output (Q) propagation delays, the master reset pulse width, and the \overline{MR} to CP recovery time

Table 9. Measurement points

Supply voltage	Input	Output
V _{CC}	V _M	V _M
1.65 V to 1.95 V	0.5 × V _{CC}	0.5 × V _{CC}
2.3 V to 2.7 V	0.5 × V _{CC}	0.5 × V _{CC}
2.7 V	1.5 V	1.5 V
3.0 V to 3.6 V	1.5 V	1.5 V
4.5 V to 5.5 V	0.5 × V _{CC}	0.5 × V _{CC}



Test data is given in <u>Table 10</u>.

Definitions for test circuit:

 R_L = Load resistance;

C_L = Load capacitance including jig and probe capacitance;

 R_T = Termination resistance should be equal to the output impedance Z_o of the pulse generator;

V_{EXT} = External voltage for measuring switching times.

Fig. 9. Test circuit for measuring switching times

Table 10. Test data

Supply voltage	Input		Load	Load	
V _{CC}	Vı	$t_r = t_f$	CL	R _L	t _{PLH} , t _{PHL}
1.65 V to 1.95 V	V _{CC}	≤ 2.0 ns	30 pF	1 kΩ	open
2.3 V to 2.7 V	V _{CC}	≤ 2.0 ns	30 pF	500 Ω	open
2.7 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open
4.5 V to 5.5 V	V _{CC}	≤ 2.5 ns	50 pF	500 Ω	open

74LVC1G175

Single D-type flip-flop with reset; positive-edge trigger

12. Package information

12.1. SOT363-2 (TSSOP6) package




Fig. 10. Package outline SOT363-2 (TSSOP6)

Single D-type flip-flop with reset; positive-edge trigger

12.2. SOT457 (SC-74; TSOP6) package




Fig. 11. Package outline SOT457 (SC-74; TSOP6)

Single D-type flip-flop with reset; positive-edge trigger

12.3. SOT886 (XSON6) package




Fig. 12. Package outline SOT886 (XSON6)

Single D-type flip-flop with reset; positive-edge trigger

12.4. SOT1115 (XSON6) package




Fig. 13. Package outline SOT1115 (XSON6)

IEC

JEDEC

JEITA

10-04-02

10-04-07

projection

 \bigcirc

version

SOT1115

Single D-type flip-flop with reset; positive-edge trigger

12.5. SOT1202 (XSON6) package

XSON6: extremely thin small outline package; no leads; SOT1202 6 terminals; body 1.0 x 1.0 x 0.35 mm $(4 \times)^{(2)}$ е $(6 \times)^{(2)}$ terminal 1 index area 0.5 1 mm Dimensions Unit $A^{(1)}$ Ε L_1 e₁ 0.35 0.04 0.20 1.05 0.35 0.40 1.05 max 0.55 0.35 0.30 0.35 mm nom 0.15 1.00 1.00 0.12 0.95 0.95 min $0.27 \quad 0.32$ Note 1. Including plating thickness. 2. Visible depending upon used manufacturing technology. sot1202_po

Fig. 14. Package outline SOT1202 (XSON6)

IEC

JEITA

References

JEDEC

Issue date

10-04-02

10-04-06

European

projection

 \bigcirc

Outline

version

SOT1202

Single D-type flip-flop with reset; positive-edge trigger

13. Abbreviations

Table 11. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
TTL	Transistor-Transistor Logic

14. Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
74LVC1G175 v.11	20230815	Product data sheet	-	74LVC1G175 v.10		
Modifications:	Section 2: E	<u>Section 2</u> : ESD specification updated according to the latest JEDEC standard.				
74LVC1G175 v.10	20220127	Product data sheet	-	74LVC1G175 v.9		
Modifications:	Package So	e SOT363 (SC-88) changed to SOT363-2 (TSSOP6).				
74LVC1G175 v.9	20210610	Product data sheet	-	74LVC1G175 v.8		
Modifications:	Type number	Type number 74LVC1G175GF (SOT891 / XSON6) removed.				
74LVC1G175 v.8	20191003	Product data sheet	-	74LVC1G175 v.7		
	guidelines of Legal texts Table 5: De	 The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. Table 5: Derating values for P_{tot} total power dissipation updated. Package outline drawing SOT457 (SC-74) updated. 				
74LVC1G175 v.7	20161202	Product data sheet	-	74LVC1G175 v.6		
Modifications:	• <u>Table 7</u> : The	<u>Table 7</u> : The maximum limits for leakage current and supply current have changed.				
74LVC1G175 v.6	20131011	Product data sheet	-	74LVC1G175 v.5		
Modifications:	• Package ou	Package outline drawing of SOT886 (Fig. 12) modified.				
74LVC1G175 v.5	20111206	Product data sheet	-	74LVC1G175 v.4		
Modifications:	Legal page:	Legal pages updated.				
74LVC1G175 v.4	20101004	Product data sheet	-	74LVC1G175 v.3		
74LVC1G175 v.3	20070521	Product data sheet	-	74LVC1G175 v.2		
74LVC1G175 v.2	20041018	Product specification	-	74LVC1G175 v.1		
				+		

Single D-type flip-flop with reset; positive-edge trigger

15. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by sustained.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

74LVC1G175

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2023. All rights reserved

Single D-type flip-flop with reset; positive-edge trigger

Contents

1. General description	1
2. Features and benefits	1
3. Ordering information	2
4. Marking	2
5. Functional diagram	2
6. Pinning information	3
6.1. Pinning	3
6.2. Pin description	3
7. Functional description	4
8. Limiting values	4
9. Recommended operating conditions	4
10. Static characteristics	5
11. Dynamic characteristics	7
11.1. Waveforms and test circuit	8
12. Package information	10
12.1. SOT363-2 (TSSOP6) package	10
12.2. SOT457 (SC-74; TSOP6) package	1 1
12.3. SOT886 (XSON6) package	12
12.4. SOT1115 (XSON6) package	13
12.5. SOT1202 (XSON6) package	14
13. Abbreviations	15
14. Revision history	15
15. Legal information	16

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 15 August 2023

[©] Nexperia B.V. 2023. All rights reserved

单击下面可查看定价,库存,交付和生命周期等信息

>>Nexperia(安世)