16-bit dual supply translating transceiver with configurable voltage translation; 3-state

Rev. 9 — 25 June 2024

Product data sheet

1. General description

The 74AVC16T245 is a 16-bit transceiver with bidirectional level voltage translation and 3-state outputs. The device can be used as two 8-bit transceivers or as a 16-bit transceiver. It has dual supplies ($V_{CC(A)}$ and $V_{CC(B)}$) for voltage translation and four 8-bit input-output ports (nAn and nBn) each with its own output enable ($n\overline{OE}$) and send/receive (nDIR) input for direction control. $V_{CC(A)}$ and $V_{CC(B)}$ can be independently supplied at any voltage between 0.8 V and 3.6 V making the device suitable for low voltage translation between any of the following voltages: 0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V and 3.3 V. A HIGH on nDIR selects transmission from nAn to nBn while a LOW on nDIR selects transmission from nBn to nAn. A HIGH on $n\overline{OE}$ causes the outputs to assume a high-impedance OFF-state

The device is fully specified for partial power-down applications using I_{OFF} . The I_{OFF} circuitry disables the output, preventing any damaging backflow current through the device when it is powered down. In suspend mode when either $V_{CC(A)}$ or $V_{CC(B)}$ are at GND level, both nAn and nBn are in the high-impedance OFF-state.

2. Features and benefits

- · Wide supply voltage range:
 - V_{CC(A)}: 0.8 V to 3.6 V
 - V_{CC(B)}: 0.8 V to 3.6 V
- Complies with JEDEC standards:
 - JESD8-12 (0.8 V to 1.3 V)
 - JESD8-11 (0.9 V to 1.65 V)
 - JESD8-7 (1.2 V to 1.95 V)
 - JESD8-5 (1.8 V to 2.7 V)JESD8-B (2.7 V to 3.6 V)
- Maximum data rates:
 - 380 Mbit/s (≥ 1.8 V to 3.3 V translation)
 - 200 Mbit/s (≥ 1.1 V to 3.3 V translation)
 - 200 Mbit/s (≥ 1.1 V to 2.5 V translation)
 - 200 Mbit/s (≥ 1.1 V to 1.8 V translation)
 - 150 Mbit/s (≥ 1.1 V to 1.5 V translation)
 - 100 Mbit/s (≥ 1.1 V to 1.2 V translation)
- Suspend mode
- Latch-up performance exceeds 100 mA per JESD 78 Class II
- Inputs accept voltages up to 3.6 V
- I_{OFF} circuitry provides partial Power-down mode operation
- ESD protection:
 - HBM: ANSI/ESDA/JEDEC JS-001 class 3B exceeds 8000 V
 - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- Specified from -40 °C to +85 °C and -40 °C to +125 °C




16-bit dual supply translating transceiver with configurable voltage translation; 3-state

3. Ordering information


Table 1. Ordering information

Type number	Package	Package							
	Temperature range	Name	Description	Version					
74AVC16T245DGG	-40 °C to +125 °C	TSSOP48	plastic thin shrink small outline package; 48 leads; body width 6.1 mm	SOT362-1					
74AVC16T245DGV	-40 °C to +125 °C	TVSOP48	plastic thin shrink small outline package; 48 leads; body width 4.4 mm; lead pitch 0.4 mm	SOT480-1					

4. Functional diagram




16-bit dual supply translating transceiver with configurable voltage translation; 3-state



16-bit dual supply translating transceiver with configurable voltage translation; 3-state

5. Pinning information

5.1. Pinning



5.2. Pin description

Table 2. Pin description

Symbol	Pin	Description
1DIR, 2DIR	1, 24	direction control
1B1, 1B2, 1B3, 1B4, 1B5, 1B6, 1B7, 1B8	2, 3, 5, 6, 8, 9, 11, 12	data input or output
2B1, 2B2, 2B3, 2B4, 2B5, 2B6, 2B7, 2B8	13, 14, 16, 17, 19, 20, 22, 23	data input or output
GND [1]	4, 10, 15, 21, 28, 34, 39, 45	ground (0 V)
V _{CC(B)}	7, 18	supply voltage B (nBn inputs are referenced to $V_{\text{CC(B)}}$)
1 OE , 2 OE	48, 25	output enable input (active LOW)
1A1, 1A2, 1A3, 1A4, 1A5, 1A6, 1A7, 1A8	47, 46, 44, 43, 41, 40, 38, 37	data input or output
2A1, 2A2, 2A3, 2A4, 2A5, 2A6, 2A7, 2A8	36, 35, 33, 32, 30, 29, 27, 26	data input or output
V _{CC(A)}	31, 42	supply voltage A (nAn, n $\overline{\text{OE}}$ and nDIR inputs are referenced to $V_{\text{CC(A)}}$)

[1] All GND pins must be connected to ground (0 V).

74AVC16T245

16-bit dual supply translating transceiver with configurable voltage translation; 3-state

6. Functional description

Table 3. Function table

H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state.

Supply voltage	Input		Input/output [1]		
$V_{CC(A)}, V_{CC(B)}$	nOE [2]	nDIR [2]	nAn [2]	nBn [2]	
0.8 V to 3.6 V	L	L	nAn = nBn	input	
0.8 V to 3.6 V	L	Н	input	nBn = nAn	
0.8 V to 3.6 V	Н	X	Z	Z	
GND [1]	X	Х	Z	Z	

- If at least one of $V_{CC(A)}$ or $V_{CC(B)}$ is at GND level, the device goes into suspend mode. The nAn, nDIR and n \overline{OE} input circuit is referenced to $V_{CC(A)}$; The nBn input circuit is referenced to $V_{CC(B)}$.

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC(A)}	supply voltage A			-0.5	+4.6	V
V _{CC(B)}	supply voltage B			-0.5	+4.6	V
I _{IK}	input clamping current	V _I < 0 V		-50	-	mΑ
VI	input voltage		[1]	-0.5	+4.6	V
I _{OK}	output clamping current	V _O < 0 V		-50	-	mΑ
V _O	output voltage	Active mode	[1] [2] [3]	-0.5	V _{CCO} + 0.5	V
		Suspend or 3-state mode	[1]	-0.5	+4.6	V
Io	output current	V _O = 0 V to V _{CCO}	[2]	-	±50	mΑ
I _{CC}	supply current	per V _{CC(A)} or V _{CC(B)} pin		-	100	mΑ
I _{GND}	ground current	per GND pin		-100	-	mA
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	total power dissipation	T _{amb} = -40 °C to +125 °C;	[4]	-	500	mW

- The minimum input voltage ratings and output voltage ratings may be exceeded if the input and output current ratings are observed.
- V_{CCO} is the supply voltage associated with the output port.
- V_{CCO} + 0.5 V should not exceed 4.6 V.
- For SOT362-1 (TSSOP48) packages: Ptot derates linearly with 12.2 mW/K above 109 °C. For SOT480-1 (TVSOP48) packages: Ptot derates linearly with 5.5 mW/K above 60 °C.

74AVC16T245

16-bit dual supply translating transceiver with configurable voltage translation; 3-state

8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC(A)}	supply voltage A			0.8	3.6	V
V _{CC(B)}	supply voltage B			0.8	3.6	V
VI	input voltage			0	3.6	V
Vo	output voltage	Active mode	[1]	0	V _{cco}	V
		Suspend or 3-state mode		0	3.6	V
T _{amb}	ambient temperature			-40	+125	°C
Δt/ΔV	input transition rise and fall rate	V _{CCI} = 0.8 V to 3.6 V	[2]	-	5	ns/V

^[1] V_{CCO} is the supply voltage associated with the output port.

9. Static characteristics

Table 6. Typical static characteristics at T_{amb} = 25 °C

At recommended operating conditions; voltages are referenced to GND (ground = 0 V). [1]

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V _{OH}	HIGH-level output	$V_I = V_{IH}$ or V_{IL}					
	voltage	I_{O} = -1.5 mA; $V_{CC(A)} = V_{CC(B)} = 0.8 \text{ V}$		-	0.69	-	V
V _{OL}	LOW-level output	$V_I = V_{IH}$ or V_{IL}					
	voltage	I _O = 1.5 mA; V _{CC(A)} = V _{CC(B)} = 0.8 V		-	0.07	-	V
II	input leakage current	nDIR, n \overline{OE} input; V _I = 0 V or 3.6 V; V _{CC(A)} = V _{CC(B)} = 0.8 V to 3.6 V		-	±0.025	±0.25	μΑ
l _{OZ}	OFF-state output current	A or B port; $V_O = 0$ V or V_{CCO} ; $V_{CC(A)} = V_{CC(B)} = 3.6$ V	[2]	-	±0.5	±2.5	μΑ
		suspend mode A port; $V_O = 0 \text{ V or } V_{CCO}$; $V_{CC(A)} = 3.6 \text{ V}$; $V_{CC(B)} = 0 \text{ V}$	[2]	-	±0.5	±2.5	μΑ
		suspend mode B port; $V_O = 0 \text{ V}$ or V_{CCO} ; $V_{CC(A)} = 0 \text{ V}$; $V_{CC(B)} = 3.6 \text{ V}$	[2]	-	±0.5	±2.5	μΑ
I _{OFF}	power-off leakage current	A port; V_1 or $V_0 = 0$ V to 3.6 V; $V_{CC(A)} = 0$ V; $V_{CC(B)} = 0.8$ V to 3.6 V		-	±0.1	±1	μΑ
		B port; V _I or V _O = 0 V to 3.6 V; V _{CC(B)} = 0 V; V _{CC(A)} = 0.8 V to 3.6 V		-	±0.1	±1	μΑ
Cı	input capacitance	nDIR, n \overline{OE} input; V _I = 0 V or 3.3 V; V _{CC(A)} = V _{CC(B)} = 3.3 V		-	2.0	-	pF
C _{I/O}	input/output capacitance	A and B port; $V_O = 3.3 \text{ V or } 0 \text{ V};$ $V_{CC(A)} = V_{CC(B)} = 3.3 \text{ V}$		-	4.5	-	pF

^[1] V_{CCO} is the supply voltage associated with the output port.

^[2] V_{CCI} is the supply voltage associated with the input port.

^[2] For I/O ports, the parameter I_{OZ} includes the input leakage current.

16-bit dual supply translating transceiver with configurable voltage translation; 3-state

Table 7. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V). [1]

Symbol	Parameter	Conditions	-40 °C to	o +85 °C	-40 °C to	+125 °C	Unit
			Min	Max	Min	Max	
V _{IH}	HIGH-level	data input					
	input voltage	V _{CCI} = 0.8 V	0.70V _{CCI}	-	0.70V _{CCI}	-	V
		V _{CCI} = 1.1 V to 1.95 V	0.65V _{CCI}	-	0.65V _{CCI}	-	V
		V _{CCI} = 2.3 V to 2.7 V	1.6	-	1.6	-	V
		V _{CCI} = 3.0 V to 3.6 V	2	-	2	-	V
		nDIR, nOE input					
		V _{CC(A)} = 0.8 V	0.70V _{CC(A)}	-	0.70V _{CC(A)}	-	V
		V _{CC(A)} = 1.1 V to 1.95 V	0.65V _{CC(A)}	-	0.65V _{CC(A)}	-	V
		V _{CC(A)} = 2.3 V to 2.7 V	1.6	-	1.6	-	V
		V _{CC(A)} = 3.0 V to 3.6 V	2	-	2	-	V
V _{IL}	LOW-level	data input					
	input voltage	V _{CCI} = 0.8 V	-	0.30V _{CCI}	-	0.30V _{CCI}	V
		V _{CCI} = 1.1 V to 1.95 V	-	0.35V _{CCI}	-	0.35V _{CCI}	V
		V _{CCI} = 2.3 V to 2.7 V	-	0.7	-	0.7	V
		V _{CCI} = 3.0 V to 3.6 V	-	0.8	-	0.8	V
		nDIR, n OE input					
		V _{CC(A)} = 0.8 V	-	0.30V _{CC(A)}	-	0.30V _{CC(A)}	V
		V _{CC(A)} = 1.1 V to 1.95 V	-	0.35V _{CC(A)}	-	0.35V _{CC(A)}	V
		V _{CC(A)} = 2.3 V to 2.7 V	-	0.7	-	0.7	V
		V _{CC(A)} = 3.0 V to 3.6 V	-	0.8	-	0.8	V
V _{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL}					
	output voltage	$I_O = -100 \mu A;$ $V_{CC(A)} = V_{CC(B)} = 0.8 \text{ V to } 3.6 \text{ V}$	V _{CCO} - 0.1	-	V _{CCO} - 0.1	-	V
		I _O = -3 mA; V _{CC(A)} = V _{CC(B)} = 1.1 V	0.85	-	0.85	-	V
		I _O = -6 mA; V _{CC(A)} = V _{CC(B)} = 1.4 V	1.05	-	1.05	-	V
		I _O = -8 mA; V _{CC(A)} = V _{CC(B)} = 1.65 V	1.2	-	1.2	-	V
		I_{O} = -9 mA; $V_{CC(A)} = V_{CC(B)} = 2.3 V$	1.75	-	1.75	-	V
		I_{O} = -12 mA; $V_{CC(A)} = V_{CC(B)} = 3.0 V$	2.3	-	2.3	-	V
V _{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL}					
	output voltage	$I_O = 100 \mu A;$ $V_{CC(A)} = V_{CC(B)} = 0.8 \text{ V to } 3.6 \text{ V}$	-	0.1	-	0.1	V
		I _O = 3 mA; V _{CC(A)} = V _{CC(B)} = 1.1 V	-	0.25	-	0.25	V
		$I_O = 6 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 1.4 \text{ V}$	-	0.35	-	0.35	V
		I _O = 8 mA; V _{CC(A)} = V _{CC(B)} = 1.65 V	-	0.45	-	0.45	V
		$I_O = 9 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 2.3 \text{ V}$	-	0.55	-	0.55	V
		I _O = 12 mA; V _{CC(A)} = V _{CC(B)} = 3.0 V	-	0.7	-	0.7	V

16-bit dual supply translating transceiver with configurable voltage translation; 3-state

Symbol	Parameter	Conditions		-40 °C t	o +85 °C	-40 °C to	+125 °C	Unit
				Min	Max	Min	Max	
I _I	input leakage current	nDIR, n \overline{OE} input; V _I = 0 V or 3.6 V; V _{CC(A)} = V _{CC(B)} = 0.8 V to 3.6 V		-	±1	-	±5	μΑ
l _{oz}	OFF-state output current	A or B port; $V_O = 0 \text{ V or } V_{CCO}$; $V_{CC(A)} = V_{CC(B)} = 3.6 \text{ V}$	[2]	-	±5	-	±30	μA
		suspend mode A port; $V_O = 0 \text{ V or } V_{CC(A)}$; $V_{CC(A)} = 3.6 \text{ V}$; $V_{CC(B)} = 0 \text{ V}$	[2]	-	±5	-	±30	μΑ
		suspend mode B port; $V_O = 0 \text{ V or } V_{CC(A)}$; $V_{CC(A)} = 0 \text{ V}$; $V_{CC(B)} = 3.6 \text{ V}$	[2]	-	±5	-	±30	μA
l _{OFF}	power-off leakage current	A port; V_1 or $V_0 = 0$ V to 3.6 V; $V_{CC(A)} = 0$ V; $V_{CC(B)} = 0.8$ V to 3.6 V		-	±5	-	±30	μΑ
		B port; V_1 or $V_0 = 0$ V to 3.6 V; $V_{CC(B)} = 0$ V; $V_{CC(A)} = 0.8$ V to 3.6 V		-	±5	-	±30	μΑ
_{CC} supply	supply current	A port; $V_I = 0 \text{ V or } V_{CCI}$; $I_O = 0 \text{ A}$						
		$V_{CC(A)} = 0.8 \text{ V to } 3.6 \text{ V};$ $V_{CC(B)} = 0.8 \text{ V to } 3.6 \text{ V}$		-	30	-	125	μΑ
		$V_{CC(A)} = 1.1 \text{ V to } 3.6 \text{ V};$ $V_{CC(B)} = 1.1 \text{ V to } 3.6 \text{ V}$		-	25	-	100	μΑ
		V _{CC(A)} = 3.6 V; V _{CC(B)} = 0 V		-	25	-	100	μΑ
		V _{CC(A)} = 0 V; V _{CC(B)} = 3.6 V		-5	-	-20	-	μΑ
		B port; V _I = 0 V or V _{CCI} ; I _O = 0 A						
		$V_{CC(A)} = 0.8 \text{ V to } 3.6 \text{ V};$ $V_{CC(B)} = 0.8 \text{ V to } 3.6 \text{ V}$		-	30	-	125	μΑ
		V _{CC(A)} = 1.1 V to 3.6 V; V _{CC(B)} = 1.1 V to 3.6 V		-	25	-	100	μΑ
		V _{CC(A)} = 3.6 V; V _{CC(B)} = 0 V		-5	-	-20	-	μΑ
		V _{CC(A)} = 0 V; V _{CC(B)} = 3.6 V		-	25	-	100	μA
		A plus B port ($I_{CC(A)} + I_{CC(B)}$); $I_O = 0$ A; $V_I = 0$ V or V_{CCI} ; $V_{CC(A)} = 0.8$ V to 3.6 V; $V_{CC(B)} = 0.8$ V to 3.6 V		-	55	-	185	μΑ
		A plus B port ($I_{CC(A)} + I_{CC(B)}$); $I_O = 0$ A; $V_I = 0$ V or V_{CCI} ; $V_{CC(A)} = 1.1$ V to 3.6 V; $V_{CC(B)} = 1.1$ V to 3.6 V		-	45	-	150	μА

 V_{CCI} is the supply voltage associated with the data input port; V_{CCO} is the supply voltage associated with the output port. For I/O ports, the parameter I_{OZ} includes the input leakage current.

Table 8. Typical total supply current $(I_{CC(A)} + I_{CC(B)})$

V _{CC(A)}		$V_{CC(B)}$										
	0 V	0.8 V	1.2 V	1.5 V	1.8 V	2.5 V	3.3 V					
0 V	0	0.1	0.1	0.1	0.1	0.1	0.1	μA				
0.8 V	0.1	0.1	0.1	0.1	0.1	0.3	1.6	μA				
1.2 V	0.1	0.1	0.1	0.1	0.1	0.1	0.8	μA				
1.5 V	0.1	0.1	0.1	0.1	0.1	0.1	0.4	μA				
1.8 V	0.1	0.1	0.1	0.1	0.1	0.1	0.2	μA				
2.5 V	0.1	0.3	0.1	0.1	0.1	0.1	0.1	μA				
3.3 V	0.1	1.6	0.8	0.4	0.2	0.1	0.1	μA				

74AVC16T245

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2024. All rights reserved

16-bit dual supply translating transceiver with configurable voltage translation; 3-state

10. Dynamic characteristics

Table 9. Typical power dissipation capacitance at $V_{CC(A)} = V_{CC(B)}$ and $T_{amb} = 25$ °C

Voltages are referenced to GND (ground = 0 V). [1] [2]

Symbol	Parameter	Conditions			V _{CC(A)} =	V _{CC(B)}			Unit
			0.8 V	1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	
C _{PD} power dissipation capacitance	ļ •	A port: (direction nAn to nBn); output enabled	0.2	0.2	0.2	0.2	0.3	0.4	pF
	A port: (direction nAn to nBn); output disabled	0.2	0.2	0.2	0.2	0.3	0.4	pF	
	capacitario	A port: (direction nBn to nAn); output enabled	9	9.7	9.8	10.3	11.7	13.7	pF
		A port: (direction nBn to nAn); output disabled	0.6	0.6	0.6	0.7	0.7	0.7	pF
		B port: (direction nAn to nBn); output enabled	9	9.7	9.8	10.3	11.7	13.7	pF
		B port: (direction nAn to nBn); output disabled	0.6	0.6	0.6	0.7	0.7	0.7	pF
		B port: (direction nBn to nAn); output enabled	0.2	0.2	0.2	0.2	0.3	0.4	pF
		B port: (direction nBn to nAn); output disabled	0.2	0.2	0.2	0.2	0.3	0.4	pF

^[1] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W). $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where: f_i = input frequency in MHz; f_o = output frequency in MHz;

Table 10. Typical dynamic characteristics at $V_{CC(A)} = 0.8 \text{ V}$ and $T_{amb} = 25 \,^{\circ}\text{C}$

Voltages are referenced to GND (ground = 0 V); for test circuit see Fig. 5; for wave forms see Fig. 3 and Fig. 4. [1]

Symbol	Parameter	Conditions	V _{CC(B)}						
			0.8 V	1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	
t _{pd}	propagation delay	nAn to nBn	14.4	7.0	6.2	6.0	5.9	6.0	ns
		nBn to nAn	14.4	12.4	12.1	11.9	11.8	11.8	ns
t _{dis}	disable time	nOE to nAn	16.2	16.2	16.2	16.2	16.2	16.2	ns
		nOE to nBn	17.6	10.0	9.0	9.1	8.7	9.3	ns
t _{en}	enable time	nOE to nAn	21.9	21.9	21.9	21.9	21.9	21.9	ns
		nOE to nBn	22.2	11.1	9.8	9.4	9.4	9.6	ns

^[1] t_{pd} is the same as t_{PLH} and t_{PHL} ;

Table 11. Typical dynamic characteristics at $V_{CC(B)}$ = 0.8 V and T_{amb} = 25 °C

Voltages are referenced to GND (ground = 0 V); for test circuit see Fig. 5; for wave forms see Fig. 3 and Fig. 4. [1]

Symbol	Parameter	Conditions	V _{CC(A)}							
			0.8 V	1.2 V	1.5 V	1.8 V	2.5 V	3.3 V		
t _{pd}	propagation delay	nAn to nBn	14.4	12.4	12.1	11.9	11.8	11.8	ns	
		nBn to nAn	14.4	7.0	6.2	6.0	5.9	6.0	ns	
t _{dis}	disable time	nOE to nAn	16.2	5.9	4.4	4.2	3.1	3.5	ns	
		nOE to nBn	17.6	14.2	13.7	13.6	13.3	13.1	ns	
t _{en}	enable time	nOE to nAn	21.9	6.4	4.4	3.5	2.6	2.3	ns	
		nOE to nBn	22.2	17.7	17.2	17.0	16.8	16.7	ns	

^[1] t_{pd} is the same as t_{PLH} and t_{PHL} ;

C_L = load capacitance in pF; V_{CC} = supply voltage in V;

N = number of inputs switching; $\Sigma(C_L \times V_{CC}^2 \times f_0)$ = sum of the outputs.

^[2] f_i = 10 MHz; V_I = GND to V_{CC} ; t_r = t_f = 1 ns; C_L = 0 pF; R_L = ∞ Ω .

 $t_{\mbox{\scriptsize dis}}$ is the same as $t_{\mbox{\scriptsize PLZ}}$ and $t_{\mbox{\scriptsize PHZ}};$

 t_{en} is the same as t_{PZL} and $t_{\text{PZH}}.$

 t_{dis} is the same as t_{PLZ} and t_{PHZ} ;

 t_{en} is the same as t_{PZL} and $t_{\text{PZH}}.$

16-bit dual supply translating transceiver with configurable voltage translation; 3-state

Table 12. Dynamic characteristics for temperature range -40 °C to +85 °C

Voltages are referenced to GND (ground = 0 V); for test circuit see Fig. 5; for wave forms see Fig. 3 and Fig. 4. [1]

Symbol	Parameter	Conditions					Vc	C(B)			Unit		
			1.2 V ± 0.1 V		1.5 V ± 0.1 V		1.8 V ± 0.15 V		2.5 V ± 0.2 V		3.3 V ± 0.3 V		
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
V _{CC(A)} =	1.1 V to 1.3 V	-		-						-			
1 1	propagation	nAn to nBn	0.5	9.2	0.5	6.9	0.5	6.0	0.5	5.1	0.5	4.9	ns
	delay	nBn to nAn	0.5	9.2	0.5	8.7	0.5	8.5	0.5	8.2	0.5	8.0	ns
t _{dis}	disable time	nOE to nAn	1.5	11.6	1.5	11.6	1.5	11.6	1.5	11.6	1.5	11.6	ns
		nOE to nBn	1.5	12.5	1.5	9.7	1.5	9.5	1.0	8.1	1.0	8.9	ns
t _{en}	enable time	nOE to nAn	1.0	14.5	1.0	14.5	1.0	14.5	1.0	14.5	1.0	14.5	ns
		nOE to nBn	1.1	14.9	1.1	11.0	1.1	9.6	1.0	8.1	1.0	7.7	ns
V _{CC(A)} =	1.4 V to 1.6 V	'											
t _{pd}	propagation	nAn to nBn	0.5	8.7	0.5	6.2	0.5	5.2	0.5	4.1	0.5	3.7	ns
	delay	nBn to nAn	0.5	6.9	0.5	6.2	0.5	5.9	0.5	5.6	0.5	5.5	ns
t _{dis}	disable time	nOE to nAn	1.5	9.1	1.5	9.1	1.5	9.1	1.5	9.1	1.5	9.1	ns
		nOE to nBn	1.5	11.4	1.5	8.7	1.5	7.5	1.0	6.5	1.0	6.3	ns
t _{en}	enable time	nOE to nAn	1.0	10.1	1.0	10.1	1.0	10.1	1.0	10.1	1.0	10.1	ns
		nOE to nBn	1.0	13.5	1.0	10.1	0.5	8.1	0.5	5.9	0.5	5.2	ns
V _{CC(A)} =	1.65 V to 1.95	V									•	·	
	propagation	nAn to nBn	0.5	8.5	0.5	5.9	0.5	4.8	0.5	3.7	0.5	3.3	ns
	delay	nBn to nAn	0.5	6.0	0.5	5.2	0.5	4.8	0.5	4.5	0.5	4.4	ns
t _{dis}	disable time	n OE to nAn	1.5	7.7	1.5	7.7	1.5	7.7	1.5	7.7	1.5	7.7	ns
		nOE to nBn	1.5	11.1	1.5	8.4	1.5	7.1	1.0	5.9	1.0	5.7	ns
t _{en}	enable time	nOE to nAn	1.0	7.8	1.0	7.8	1.0	7.8	1.0	7.8	1.0	7.8	ns
		nOE to nBn	1.0	13.0	1.0	9.2	0.5	7.4	0.5	5.3	0.5	4.5	ns
V _{CC(A)} =	2.3 V to 2.7 V												
t _{pd}	propagation	nAn to nBn	0.5	8.2	0.5	5.6	0.5	4.6	0.5	3.3	0.5	2.8	ns
	delay	nBn to nAn	0.5	5.1	0.5	4.1	0.5	3.7	0.5	3.4	0.5	3.2	ns
t _{dis}	disable time	nOE to nAn	1.0	6.1	1.0	6.1	1.0	6.1	1.0	6.1	1.0	6.1	ns
		nOE to nBn	1.0	10.6	1.0	7.9	1.0	6.6	1.0	6.1	1.0	5.2	ns
t _{en}	enable time	nOE to nAn	0.5	5.3	0.5	5.3	0.5	5.3	0.5	5.3	0.5	5.3	ns
		n OE to nBn	0.5	12.5	0.5	9.4	0.5	7.3	0.5	5.1	0.5	4.5	ns
V _{CC(A)} =	3.0 V to 3.6 V												
t _{pd}	propagation	nAn to nBn	0.5	8.0	0.5	5.5	0.5	4.4	0.5	3.2	0.5	2.7	ns
	delay	nBn to nAn	0.5	4.9	0.5	3.7	0.5	3.3	0.5	2.9	0.5	2.7	ns
t _{dis}	disable time	nOE to nAn	0.5	5.0	0.5	5.0	0.5	5.0	0.5	5.0	0.5	5.0	ns
		nOE to nBn	1.0	10.3	1.0	7.7	1.0	6.5	1.0	5.2	0.5	5.0	ns
t _{en}	enable time	n OE to nAn	0.5	4.3	0.5	4.3	0.5	4.2	0.5	4.1	0.5	4.0	ns
		nOE to nBn	0.5	12.4	0.5	9.3	0.5	7.2	0.5	4.9	0.5	4.0	ns

 $[\]begin{array}{ll} [1] & t_{pd} \text{ is the same as } t_{PLH} \text{ and } t_{PHL}; \\ & t_{dis} \text{ is the same as } t_{PLZ} \text{ and } t_{PHZ}; \\ & t_{en} \text{ is the same as } t_{PZL} \text{ and } t_{PZH}. \end{array}$

16-bit dual supply translating transceiver with configurable voltage translation; 3-state

Table 13. Dynamic characteristics for temperature range -40 °C to +125 °C


Voltages are referenced to GND (ground = 0 V); for test circuit see Fig. 5; for wave forms see Fig. 3 and Fig. 4. [1]

Symbol	Parameter	Conditions					Vc	C(B)			Unit		
			1.2 V ± 0.1 V		1.5 V ± 0.1 V		1.8 V ± 0.15 V		2.5 V ± 0.2 V		3.3 V ± 0.3 V		
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
V _{CC(A)} =	1.1 V to 1.3 V	-		-			1			-		-	
1	propagation	nAn to nBn	0.5	10.2	0.5	7.6	0.5	6.6	0.5	5.7	0.5	5.4	ns
	delay	nBn to nAn	0.5	10.2	0.5	9.6	0.5	9.4	0.5	9.1	0.5	8.8	ns
t _{dis}	disable time	nOE to nAn	1.5	12.8	1.5	12.8	1.5	12.8	1.5	12.8	1.5	12.8	ns
		nOE to nBn	1.5	13.8	1.5	10.7	1.5	10.5	1.0	9.0	1.5	9.8	ns
t _{en}	enable time	nOE to nAn	1.0	16.0	1.0	16.0	1.0	16.0	1.0	16.0	1.0	16.0	ns
		nOE to nBn	1.1	16.4	1.1	12.1	1.1	10.6	1.0	9.0	1.0	8.5	ns
V _{CC(A)} =	1.4 V to 1.6 V		'	'	'	'	'	'	l	'	'	'	
t _{pd}	propagation	nAn to nBn	0.5	9.6	0.5	6.9	0.5	5.8	0.5	4.6	0.5	4.1	ns
	delay	nBn to nAn	0.5	7.6	0.5	6.9	0.5	6.5	0.5	6.2	0.5	6.1	ns
t _{dis}	disable time	nOE to nAn	1.5	10.1	1.5	10.1	1.5	10.1	1.5	10.1	1.5	10.1	ns
		nOE to nBn	1.5	12.6	1.5	9.6	1.5	8.3	1.0	7.2	1.0	7.0	ns
t _{en}	enable time	nOE to nAn	1.0	11.2	1.0	11.2	1.0	11.2	1.0	11.2	1.0	11.2	ns
		nOE to nBn	1.0	14.9	1.0	11.2	0.5	9.0	0.5	6.5	0.5	5.8	ns
V _{CC(A)} =	1.65 V to 1.95	V											
t _{pd} propaga delay	propagation	nAn to nBn	0.5	9.4	0.5	6.5	0.5	5.3	0.5	4.1	0.5	3.7	ns
	delay	nBn to nAn	0.5	6.6	0.5	5.8	0.5	5.3	0.5	5.0	0.5	4.9	ns
t _{dis}	disable time	nOE to nAn	1.5	8.5	1.5	8.5	1.5	8.5	1.5	8.5	1.5	8.5	ns
		n OE to nBn	1.5	12.3	1.5	9.3	1.5	7.9	1.0	6.5	1.0	6.3	ns
t _{en}	enable time	nOE to nAn	1.0	8.6	1.0	8.6	1.0	8.6	1.0	8.6	1.0	8.6	ns
		nOE to nBn	1.0	14.3	1.0	10.2	0.5	8.2	0.5	5.9	0.5	5.0	ns
V _{CC(A)} =	2.3 V to 2.7 V												
t _{pd}	propagation	nAn to nBn	0.5	9.1	0.5	6.2	0.5	5.1	0.5	3.7	0.5	3.1	ns
	delay	nBn to nAn	0.5	5.7	0.5	4.6	0.5	4.1	0.5	3.8	0.5	3.6	ns
t _{dis}	disable time	nOE to nAn	1.0	6.8	1.0	6.8	1.0	6.8	1.0	6.8	1.0	6.8	ns
		nOE to nBn	1.0	11.7	1.0	8.7	1.0	7.3	1.0	6.8	1.0	5.8	ns
t _{en}	enable time	nOE to nAn	0.5	5.9	0.5	5.9	0.5	5.9	0.5	5.9	0.5	5.9	ns
		nOE to nBn	0.5	13.8	0.5	10.4	0.5	8.1	0.5	5.7	0.5	5.0	ns
V _{CC(A)} =	3.0 V to 3.6 V												
t _{pd}	propagation	nAn to nBn	0.5	8.8	0.5	6.1	0.5	4.9	0.5	3.6	0.5	3.0	ns
	delay	nBn to nAn	0.5	5.4	0.5	4.1	0.5	3.7	0.5	3.2	0.5	3.0	ns
t _{dis}	disable time	nOE to nAn	0.5	5.5	0.5	5.5	0.5	5.5	0.5	5.5	0.5	5.5	ns
		nOE to nBn	1.0	11.4	1.0	8.5	1.0	7.2	1.0	5.8	0.5	5.5	ns
t _{en}	enable time	n OE to nAn	0.5	4.8	0.5	4.8	0.5	4.7	0.5	4.6	0.5	4.4	ns
		nOE to nBn	0.5	13.7	0.5	10.3	0.5	8.0	0.5	5.4	0.5	4.4	ns

 $[\]begin{array}{ll} [1] & t_{pd} \text{ is the same as } t_{PLH} \text{ and } t_{PHL}; \\ & t_{dis} \text{ is the same as } t_{PLZ} \text{ and } t_{PHZ}; \\ & t_{en} \text{ is the same as } t_{PZL} \text{ and } t_{PZH}. \end{array}$

16-bit dual supply translating transceiver with configurable voltage translation; 3-state


10.1. Waveforms and test circuit



Measurement points are given in Table 14.

V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig. 3. The data input (nAn, nBn) to output (nBn, nAn) propagation delay times



Measurement points are given in <u>Table 14</u>.

 V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.


Fig. 4. Enable and disable times


Table 14. Measurement points

Supply voltage	Input [1]	Output [2]	Output [2]					
V _{CC(A)} , V _{CC(B)}	V _M	V _M	V _X	V _Y				
0.8 V to 1.6 V	0.5V _{CCI}	0.5V _{CCO}	V _{OL} + 0.1 V	V _{OH} - 0.1 V				
1.65 V to 2.7 V	0.5V _{CCI}	0.5V _{CCO}	V _{OL} + 0.15 V	V _{OH} - 0.15 V				
3.0 V to 3.6 V	0.5V _{CCI}	0.5V _{CCO}	V _{OL} + 0.3 V	V _{OH} - 0.3 V				

- V_{CCI} is the supply voltage associated with the data input port.
- [2] V_{CCO} is the supply voltage associated with the output port.

16-bit dual supply translating transceiver with configurable voltage translation; 3-state





Test data is given in Table 15.

Definitions test circuit:

R_L = Load resistance;

 C_L = Load capacitance including jig and probe capacitance;

R_T = Termination resistance;

V_{EXT} = External voltage for measuring switching times.

Fig. 5. Test circuit for measuring switching times


Table 15. Test data

Supply voltage	Input		Load	Load		V _{EXT}			
V _{CC(A)} , V _{CC(B)}	V _I [1]	Δt/ΔV [2]	CL	R _L	t _{PLH} , t _{PHL}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ} [3]		
0.8 V to 1.6 V	V _{CCI}	≤ 1.0 ns/V	15 pF	2 kΩ	open	GND	2V _{CCO}		
1.65 V to 2.7 V	V _{CCI}	≤ 1.0 ns/V	15 pF	2 kΩ	open	GND	2V _{CCO}		
3.0 V to 3.6 V	V _{CCI}	≤ 1.0 ns/V	15 pF	2 kΩ	open	GND	2V _{CCO}		


- [1] V_{CCI} is the supply voltage associated with the data input port.
- [2] dV/dt ≥ 1.0 V/ns
- [3] V_{CCO} is the supply voltage associated with the output port.

16-bit dual supply translating transceiver with configurable voltage translation; 3-state

11. Typical propagation delay characteristics



- a. Propagation delay (nAn to nBn); $V_{CC(A)} = 0.8 \text{ V}$
- (1) $V_{CC(B)} = 0.8 \text{ V}.$
- (2) $V_{CC(B)} = 1.2 \text{ V}.$
- (3) $V_{CC(B)} = 1.5 \text{ V}.$
- (4) $V_{CC(B)} = 1.8 \text{ V}.$
- (5) $V_{CC(B)} = 2.5 \text{ V}.$
- (6) $V_{CC(B)} = 3.3 \text{ V}.$



- b. Propagation delay (nAn to nBn); $V_{CC(B)} = 0.8 \text{ V}$
- (1) $V_{CC(A)} = 0.8 \text{ V}.$
- (2) $V_{CC(A)} = 1.2 \text{ V}.$
- (3) $V_{CC(A)} = 1.5 \text{ V}.$
- (4) $V_{CC(A)} = 1.8 \text{ V}.$
- (5) $V_{CC(A)} = 2.5 \text{ V}.$
- (6) $V_{CC(A)} = 3.3 \text{ V}.$


Fig. 6. Typical propagation delay versus load capacitance; T_{amb} = 25 °C

Product data sheet


14 / 22

16-bit dual supply translating transceiver with configurable voltage translation; 3-state

7




a. LOW to HIGH propagation delay (nAn to nBn); $V_{CC(A)} = 1.2 \text{ V}$




c. LOW to HIGH propagation delay (nAn to nBn); $V_{CC(A)} = 1.5 \text{ V}$

- (1) $V_{CC(B)} = 1.2 \text{ V}.$
- (2) $V_{CC(B)} = 1.5 \text{ V}.$
- (3) $V_{CC(B)} = 1.8 \text{ V}.$
- (4) $V_{CC(B)} = 2.5 \text{ V}.$
- (5) $V_{CC(B)} = 3.3 \text{ V}.$



b. HIGH to LOW propagation delay (nAn to nBn); $V_{CC(A)} = 1.2 \text{ V}$


001aai491




d. HIGH to LOW propagation delay (nAn to nBn); $V_{CC(A)} = 1.5 \text{ V}$

Fig. 7. Typical propagation delay versus load capacitance; T_{amb} = 25 °C

16-bit dual supply translating transceiver with configurable voltage translation; 3-state




a. LOW to HIGH propagation delay (nAn to nBn); $V_{CC(A)} = 1.8 \text{ V}$




c. LOW to HIGH propagation delay (nAn to nBn); $V_{\text{CC(A)}} = 2.5 \text{ V}$

- (1) $V_{CC(B)} = 1.2 \text{ V}.$
- (2) $V_{CC(B)} = 1.5 \text{ V}.$
- (3) $V_{CC(B)} = 1.8 \text{ V}.$
- (4) $V_{CC(B)} = 2.5 \text{ V}.$
- (5) $V_{CC(B)} = 3.3 \text{ V}.$

Fig. 8. Typical propagation delay versus load capacitance; T_{amb} = 25 °C




b. HIGH to LOW propagation delay (nAn to nBn); $V_{CC(A)} = 1.8 \text{ V}$




d. HIGH to LOW propagation delay (nAn to nBn); $V_{CC(A)}$ = 2.5 V

16-bit dual supply translating transceiver with configurable voltage translation; 3-state

7





 $V_{CC(A)} = 3.3 \text{ V}$

b. HIGH to LOW propagation delay (nAn to nBn);

001aai484

a. LOW to HIGH propagation delay (nAn to nBn);

 $V_{CC(A)} = 3.3 \text{ V}$

- (1) $V_{CC(B)} = 1.2 \text{ V}.$
- (2) $V_{CC(B)} = 1.5 \text{ V}.$
- (3) $V_{CC(B)} = 1.8 \text{ V}.$
- (4) $V_{CC(B)} = 2.5 \text{ V}.$
- (5) $V_{CC(B)} = 3.3 \text{ V}.$

Fig. 9. Typical propagation delay versus load capacitance; T_{amb} = 25 °C

Product data sheet

17 / 22

16-bit dual supply translating transceiver with configurable voltage translation; 3-state

12. Package outline




Fig. 10. Package outline SOT362-1 (TSSOP48)

16-bit dual supply translating transceiver with configurable voltage translation; 3-state

TVSOP48: plastic thin shrink small outline package; 48 leads; body width 4.4 mm; lead pitch 0.4 mm

SOT480-1




Fig. 11. Package outline SOT480-1 (TVSOP48)

16-bit dual supply translating transceiver with configurable voltage translation; 3-state

13. Abbreviations

Table 16. Abbreviations

Acronym	Description
ANSI	American National Standards Institute
CDM	Charged Device Model
DUT	Device Under Test
ESD	ElectroStatic Discharge
ESDA	ElectroStatic Discharge Association
НВМ	Human Body Model
JEDEC	Joint Electron Device Engineering Council

14. Revision history

Table 17. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74AVC16T245 v.9	20240625	Product data sheet	-	74AVC16T245 v.8
Modifications:	Section 2: F	ESD specification updated	according to the la	atest JEDEC standard.
74AVC16T245 v.8	20240425	Product data sheet	-	74AVC16T245 v.7
Modifications:	• Fig. 10: Upo	Derating values for P _{tot} total dated package outline draw dated package outline draw	wing SOT362-1 (T	SSOP48).
74AVC16T245 v.7	20190114	Product data sheet	-	74AVC16T245 v.6
Modifications:	guidelines of Legal texts Type number	of this data sheet has bee of Nexperia. have been adapted to the ers 74AVC16T245EV (SO	new company nar	me where appropriate.
	removed.	,		010121057 (00111012)
74AVC16T245 v.6	removed. 20130909	Product data sheet	-	74AVC16T245 v.5
	20130909	,	-	,
Modifications:	20130909	Product data sheet	-	,
Modifications: 74AVC16T245 v.5	20130909 • Section 7: c 20120309	Product data sheet	- anged (errata).	74AVC16T245 v.5
Modifications: 74AVC16T245 v.5 Modifications:	20130909 • Section 7: c 20120309	Product data sheet conditions I _{CC} and I _{GND} cha	- anged (errata).	74AVC16T245 v.5
Modifications: 74AVC16T245 v.5 Modifications: 74AVC16T245 v.4	20130909 • Section 7: 0 20120309 • For type nu	Product data sheet conditions I _{CC} and I _{GND} cha Product data sheet mber 74AVC16T245BX th Product data sheet	- anged (errata).	74AVC16T245 v.5 74AVC16T245 v.4 anged to SOT1134-2.
Modifications: 74AVC16T245 v.5 Modifications: 74AVC16T245 v.4 Modifications:	20130909 • Section 7: of 20120309 • For type nu 20111208	Product data sheet conditions I _{CC} and I _{GND} cha Product data sheet mber 74AVC16T245BX th Product data sheet	- anged (errata).	74AVC16T245 v.5 74AVC16T245 v.4 anged to SOT1134-2.
74AVC16T245 v.6 Modifications: 74AVC16T245 v.5 Modifications: 74AVC16T245 v.4 Modifications: 74AVC16T245 v.3 74AVC16T245 v.2	20130909 • Section 7: 0 20120309 • For type nu 20111208 • Legal pages	Product data sheet conditions I _{CC} and I _{GND} cha Product data sheet mber 74AVC16T245BX th Product data sheet s updated.	- anged (errata).	74AVC16T245 v.5 74AVC16T245 v.4 anged to SOT1134-2. 74AVC16T245 v.3

16-bit dual supply translating transceiver with configurable voltage translation; 3-state

15. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

74AVC16T245

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2024. All rights reserved

16-bit dual supply translating transceiver with configurable voltage translation; 3-state

Contents

1. General description	<i>'</i>
2. Features and benefits	······································
3. Ordering information	2
4. Functional diagram	
5. Pinning information	
5.1. Pinning	2
5.2. Pin description	4
6. Functional description	
7. Limiting values	
8. Recommended operating conditions	
9. Static characteristics	
10. Dynamic characteristics	9
10.1. Waveforms and test circuit	12
11. Typical propagation delay characteristics	14
12. Package outline	18
13. Abbreviations	20
14. Revision history	20
15. Legal information	
-	

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 25 June 2024

[©] Nexperia B.V. 2024. All rights reserved

单击下面可查看定价,库存,交付和生命周期等信息

>>Nexperia(安世)