Product data sheet

1 General description

The 74ALVCH16843 has two 9–bit D-type latch featuring separate D-type inputs for each latch and 3-State outputs for bus oriented applications. The two sections of each register are controlled independently by the latch enable (nLE), clear (nCLR), preset (nPRE) and output enable (nOE) control gates.

When $n\overline{OE}$ is LOW, the data in the registers appear at the outputs. When $n\overline{OE}$ is HIGH, the outputs are in the high impedance OFF state. Operation of the $n\overline{OE}$ input does not affect the state of the flip-flops.

The 74ALVCH16843 has active bus hold circuitry which is provided to hold unused or floating data inputs at a valid logic level. This feature eliminates the need for external pull-up or pull-down resistors.

2 Features and benefits

- Wide supply voltage range of 1.2V to 3.6V
- CMOS low power consumption
- Direct interface with TTL levels
- Current drive ± 24 mA at V_{CC} = 3.0 V.
- MULTIBYTE flow-through standard pin-out architecture
- Low inductance multiple V_{CC} and GND pins for minimize noise and ground bounce
- · All data inputs have bushold
- Output drive capability 50 Ω transmission lines at 85 °C
- · 3-state non-inverting outputs for bus oriented applications
- Complies with JEDEC standards:
 - JESD8-5 (2.3 V to 2.7 V)
 - JESD8B/JESD36 (2.7 V to 3.6 V)
- ESD protection:
 - HBM ANSI/ESDA/JEDEC JS-001 exceeds 2000 V
 - CDM JESD22-C101E exceeds 1000 V

3 Ordering information


Table 1. Ordering information


| Type number | Package | | | | |
|-----------------|-------------------|---------|---|----------|--|
| | Temperature range | Name | Description | Version | |
| 74ALVCH16843DGG | -40 °C to +85 °C | TSSOP56 | plastic thin shrink small outline package; 56 leads; body width 6.1 mm | SOT364-1 | |

ne<mark>x</mark>peria

18-bit bus-interface D-type latch; 3-State


4 Functional diagram






74ALVCH16843

18-bit bus-interface D-type latch; 3-State



5 Pinning information

5.1 Pinning



18-bit bus-interface D-type latch; 3-State

5.2 Pin description

| Symbol | Pin | Description |
|---|------------------------------------|-----------------------------------|
| 1D0, 1D1, 1D2, 1D3, 1D4, 1D5, 1D6, 1D7, 1D8 | 54, 52, 51, 49, 48, 47, 45, 44, 43 | data inputs |
| 1Q0, 1Q1, 1Q2, 1Q3, 1Q4, 1Q5, 1Q6, 1Q7, 1Q8 | 3, 5, 6, 8, 9, 10, 12, 13, 14 | data outputs |
| 2D0, 2D1, 2D2, 2D3, 2D4, 2D5, 2D6, 2D7, 2D8 | 42, 41, 40, 38, 37, 36, 34, 33, 31 | data inputs |
| 2Q0, 2Q1, 2Q2, 2Q3, 2Q4, 2Q5, 2Q6, 2Q7, 2Q8 | 15, 16, 17, 19, 20, 21, 23, 24, 26 | data outputs |
| 10E, 20E | 2, 27 | output enable inputs (active LOW) |
| 1PRE, 2PRE | 55, 30 | preset inputs (active LOW) |
| 1CLR, 2CLR | 1, 28 | clear inputs (active LOW) |
| 1LE, 2LE | 56, 29 | latch enable inputs (active HIGH) |
| GND | 4, 11, 18, 25, 32, 39, 46, 53 | ground (0 V) |
| V _{cc} | 7, 22, 35, 50 | supply voltage |

6 Functional description

Table 3. Function selection ^[1]

| Inputs | nputs | | | | | |
|--------|-------|-----|-----|-----|-----|--|
| nPRE | nCLR | nOE | nLE | nDn | nQn | |
| L | Х | L | X | X | Н | |
| Н | L | L | X | X | L | |
| Н | Н | L | н | L | L | |
| Н | Н | L | Н | Н | Н | |
| Н | Н | L | L | X | NC | |
| Х | Х | Н | X | X | Z | |

[1] H = HIGH voltage level;

L = LOW voltage level;

X = don't care;

NC = no change;

Z = high-impedance OFF-state.

74ALVCH16843

18-bit bus-interface D-type latch; 3-State

Limiting values 7

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | Min | Мах | Unit |
|------------------|-------------------------|--|------|-----------------------|------|
| V _{CC} | supply voltage | | -0.5 | +4.6 | V |
| VI | input voltage | For control pins ^[1] | -0.5 | +4.6 | V |
| | | For data inputs [1] | -0.5 | V _{CC} + 0.5 | V |
| Vo | output voltage | [1] | -0.5 | V _{CC} + 0.5 | V |
| I _{IK} | input clamping current | V _I < 0 V | -50 | - | mA |
| I _{ОК} | output clamping current | $V_{\rm O}$ > $V_{\rm CC}$ or $V_{\rm O}$ < 0 V | - | ±50 | mA |
| I _O | output current | $V_{O} = 0 V \text{ to } V_{CC}$ | - | ±50 | mA |
| I _{CC} | supply current | | - | 100 | mA |
| I _{GND} | ground current | | -100 | - | mA |
| T _{stg} | storage temperature | | -65 | +150 | °C |
| P _{tot} | total power dissipation | T _{amb} = -40 °C to +85 °C ^[2] | - | 600 | mW |

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed. [2] Above 55 °C the value of P_{tot} derates linearly with 8 mW/K.

Recommended operating conditions 8

Table 5. Recommended operating conditions

| Symbol | Parameter | Conditions | Min | Мах | Unit |
|------------------|-------------------------------------|----------------------------------|-----|-----------------|------|
| V _{CC} | supply voltage | maximum speed performance | | | |
| | | C _L = 30 pF | 2.3 | 2.7 | V |
| | | C _L = 50 pF | 3.0 | 3.6 | V |
| VI | input voltage | | 0 | V _{CC} | V |
| Vo | output voltage | | 0 | V _{CC} | V |
| T _{amb} | ambient temperature | in free air | -40 | +85 | °C |
| Δt/ΔV | input transition rise and fall rate | V _{CC} = 2.3 V to 3.0 V | - | 20 | ns/V |
| | | V _{CC} = 3.0 V to 3.6 V | - | 10 | ns/V |

18-bit bus-interface D-type latch; 3-State

9 Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V). T_{amb} = -40 °C to +85 °C

| Symbol | Parameter | Conditions | Min | Typ ^[1] | Мах | Unit |
|-------------------|-----------------------------------|---|-----------------------|------------------------|------|------|
| V _{IH} | HIGH-level | V_{CC} = 2.3 V to 2.7 V | 1.7 | 1.2 | - | V |
| | input voltage | V _{CC} = 2.7 V to 3.6 V | 2.0 | 1.5 | - | V |
| V _{IL} | LOW-level | V_{CC} = 2.3 V to 2.7 V | - | 1.2 | 0.7 | V |
| | input voltage | V _{CC} = 2.7 V to 3.6 V | - | 1.5 | 0.8 | V |
| V _{OH} | HIGH-level | $V_{I} = V_{IH} \text{ or } V_{IL}$ | | | | |
| | output voltage | I_{O} = -100 µA; V_{CC} = 2.3 V to 3.6 V | V _{CC} - 0.2 | V _{CC} | - | V |
| | | $I_{\rm O}$ = -6 mA; $V_{\rm CC}$ = 2.3 V | V _{CC} - 0.3 | V _{CC} - 0.08 | - | V |
| | | I _O = -12 mA; V _{CC} = 2.3 V | V _{CC} - 0.6 | V _{CC} - 0.26 | - | V |
| | | $I_{\rm O}$ = -12 mA; $V_{\rm CC}$ = 2.7 V | V _{CC} - 0.5 | V _{CC} - 0.14 | - | V |
| | | I_{O} = -12 mA; V_{CC} = 3.0 V | V _{CC} - 0.6 | V _{CC} - 0.09 | - | V |
| | | I _O = -24 mA; V _{CC} = 3.0 V | V _{CC} - 1.0 | V _{CC} - 0.28 | - | V |
| V _{OL} | LOW-level | $V_{I} = V_{IH} \text{ or } V_{IL}$ | | | | |
| | output voltage | I_{O} = 100 µA; V_{CC} = 2.3 V to 3.6 V | - | GND | 0.20 | V |
| | | $I_0 = 6 \text{ mA}; V_{CC} = 2.3 \text{ V}$ | - | 0.07 | 0.40 | V |
| | | I_0 = 12 mA; V_{CC} = 2.3 V | - | 0.15 | 0.70 | V |
| | | I_0 = 12 mA; V_{CC} = 2.7 V | - | 0.14 | 0.40 | V |
| | | I_0 = 24 mA; V_{CC} = 3.0 V | - | 0.27 | 0.55 | V |
| l _l | input leakage current | V_{CC} = 2.3 V to 3.6 V; V_{I} = V_{CC} or GND | - | 0.1 | 5 | μA |
| I _{OZ} | OFF-state output current | V_{CC} = 2.3 V to 3.6 V; V_I = V_{IH} or V_{IL} ; V _O = V_{CC} or GND | - | 0.1 | 10 | μA |
| I _{CC} | supply current | V_{CC} = 2.3 V to 3.6 V; V _I = V _{CC} or GND; I _O = 0 A | - | 0.2 | 40 | μA |
| ΔI _{CC} | additional supply current | V_{CC} = 2.3 V to 3.6 V; V _I = V _{CC} - 0.6 V; I _O = 0 A | - | 150 | 750 | μA |
| I _{BHL} | bus hold LOW | V _{CC} = 2.3 V; V ₁ = 0.7 V | 45 | - | - | μA |
| | current | V _{CC} = 3.0 V; V _I = 0.8 V | 75 | 150 | - | μA |
| I _{BHH} | bus hold HIGH | V _{CC} = 2.3 V; V _I = 1.7 V | -45 | - | - | μA |
| current | current | V _{CC} = 3.0 V; V ₁ = 2.0 V | -75 | -175 | - | μA |
| I _{BHLO} | bus hold LOW overdrive current | V _{CC} = 3.6 V | 500 | - | - | μA |
| I _{BHHO} | bus hold HIGH overdrive current | V _{CC} = 3.6 V | -500 | - | - | μA |
| CI | input capacitance | | - | 5.0 | - | pF |

[1] All typical values are measured at T_{amb} = 25 $^\circ C.$

18-bit bus-interface D-type latch; 3-State

10 Dynamic characteristics

Table 7. Dynamic characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for test circuit see Figure 11; $T_{amb} = -40$ °C to +85 °C

| Symbol | Parameter | Conditions | Min | Typ ^[1] | Мах | Unit |
|------------------|-------------------|--|-----|--------------------|-----|------|
| t _{pd} | propagation delay | nDn to nQn; see <u>Figure 6</u> ^[2] | | | | |
| | | V _{CC} = 2.3 V to 2.7 V | 1.0 | 2.2 | 4.3 | ns |
| | | V _{CC} = 2.7 V | 1.0 | 2.3 | 4.0 | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 1.0 | 2.1 | 3.5 | ns |
| | | nLE to nQn; see Figure 7 | | | | |
| | | V _{CC} = 2.3 V to 2.7 V | 1.0 | 2.3 | 4.6 | ns |
| | | V _{CC} = 2.7 V | 1.0 | 2.1 | 3.9 | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 1.0 | 2.0 | 3.5 | ns |
| | | nPRE to nQn; see Figure 6 [3] | | | | |
| | | V _{CC} = 2.3 V to 2.7 V | 1.0 | 2.5 | 4.8 | ns |
| | | V _{CC} = 2.7 V | 1.0 | 2.6 | 4.5 | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 1.0 | 2.2 | 3.8 | ns |
| | | nCLR to nQn; see Figure 6 | | | | |
| | | V _{CC} = 2.3 V to 2.7 V | 1.0 | 2.5 | 4.8 | ns |
| | | V _{CC} = 2.7 V | 1.0 | 2.5 | 4.3 | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 1.0 | 2.3 | 3.9 | ns |
| t _{en} | enable time | nOE to nQn; see Figure 10 [3] | | | | |
| | | V _{CC} = 2.3 V to 2.7 V | 1.0 | 2.8 | 5.8 | ns |
| | | V _{CC} = 2.7 V | 1.0 | 3.0 | 5.3 | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 1.0 | 2.5 | 4.4 | ns |
| t _{dis} | disable time | nOE to nQn; see Figure 10 [4] | | | | |
| | | V _{CC} = 2.3 V to 2.7 V | 1.1 | 2.2 | 4.3 | ns |
| | | V _{CC} = 2.7 V | 1.3 | 2.8 | 4.4 | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 1.3 | 2.6 | 4.0 | ns |
| t _{su} | set-up time | nDn to nLE; see Figure 8 | | | | |
| | | V _{CC} = 2.3 V to 2.7 V | 0.5 | -0.1 | - | ns |
| | | V _{CC} = 2.7 V | 0.5 | -0.3 | - | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 0.5 | 0.0 | - | ns |
| t _h | hold time | nDn to nLE; see <u>Figure 8</u> | | | | |
| | | V _{CC} = 2.3 V to 2.7 V | 0.9 | 0.5 | - | ns |
| | | V _{CC} = 2.7 V | 0.9 | 0.5 | - | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 0.9 | 0.5 | - | ns |

74ALVCH16843

18-bit bus-interface D-type latch; 3-State

| Symbol | Parameter | Conditions | Min | Typ ^[1] | Max | Unit |
|------------------|-------------------|---|-----|--------------------|-----|------|
| t _W | pulse width | nLE HIGH; see Figure 7 | | | | |
| | | V _{CC} = 2.3 V to 2.7 V | 1.5 | 0.5 | - | ns |
| | | V _{CC} = 2.7 V | 1.5 | 0.5 | - | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 1.5 | 0.5 | - | ns |
| | | nPRE LOW; see <u>Figure 9</u> | | | | |
| | | V _{CC} = 2.3 V to 2.7 V | 1.5 | 0.5 | - | ns |
| | | V _{CC} = 2.7 V | 1.5 | 0.6 | - | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 1.5 | 0.5 | - | ns |
| | | nCLR LOW; see Figure 9 | | | | |
| | | V _{CC} = 2.3 V to 2.7 V | 1.5 | 0.5 | - | ns |
| | | V _{CC} = 2.7 V | 1.5 | 0.5 | - | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 1.5 | 0.5 | - | ns |
| t _{rec} | recovery time | nPRE to nLE; see Figure 9 | | | | |
| | | V _{CC} = 2.3 V to 2.7 V | 0.5 | 1.1 | - | ns |
| | | V _{CC} = 2.7 V | 0.8 | -0.2 | - | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 1.0 | 0.4 | - | ns |
| | | nCLR to nLE; see Figure 9 | | | | |
| | | V_{CC} = 2.3 V to 2.7 V | 0.5 | 1.0 | - | ns |
| | | V _{CC} = 2.7 V | 0.6 | -0.4 | - | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 0.8 | 0.2 | - | ns |
| C _{PD} | power dissipation | per latch; V_{I} = GND to V_{CC} ^[5] | | | | |
| | capacitance | transparent mode; outputs enabled | - | 17 | - | pF |
| | | transparent mode; outputs disabled | _ | 3 | - | pF |
| | | clocked mode; outputs enabled | - | 19 | - | pF |
| | | clocked mode; outputs disabled | - | 9 | - | pF |


[1] Typical values are measured at T_{amb} = 25 °C

- Typical values for V_{CC} = 2.3 V to 2.7 V are measured at V_{CC} = 2.5 V.

- Typical values for V_{CC} = 2.3 v to 2.7 v are measured at V_{CC} = 2.3 v. Typical values for V_{CC} = 3.0 V to 3.6 V are measured at V_{CC} = 3.3 V. [2] t_{pd} is the same as t_{PLH} and t_{PHL} . [3] t_{en} is the same as t_{PLZ} and t_{PHZ} . [4] t_{dis} is the same as t_{PLZ} and t_{PHZ} . [5] C_{PD} is used to determine the dynamic power dissipation (P_D in µW).
 - $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_0)$ where:
 - f_i = input frequency in MHz;
 - f_o = output frequency in MHz;
 - C_L = output load capacitance in pF;
 - V_{CC} = supply voltage in Volts;
 - N = total load switching outputs;
 - $\Sigma(C_L \times V_{CC}^2 \times f_0)$ = sum of outputs.

18-bit bus-interface D-type latch; 3-State


10.1 Waveforms and test circuit



Measurement points are given in Table 8.

 V_{OL} and V_{OH} are typical output levels that occur with the output load.


Figure 6. Data input (nDn) to output (nQn), clear input (nCLR) to output (nQn) and preset input (nPRE) to output (nQn) propagation delay



Measurement points are given in Table 8.

 V_{OL} and V_{OH} are typical output levels that occur with the output load.

Figure 7. Latch enable input (nLE) to data output (nQn) propagation delay and pulse width (nLE)




Measurement points are given in Table 8.

The shaded areas indicate when the input is permitted to change for predictable output performance. Figure 8. Data setup and hold times for input (nDn) to input (nLE)

74ALVCH16843

18-bit bus-interface D-type latch; 3-State



Measurement points are given in Table 8.

Figure 9. Clear (nCLR) and preset (nPRE) pulse width, the clear (nCLR) and preset (nPRE) to latch (nLE) recovery time




Table 8. Measurement points

| Input | | | Output | | | |
|-----------------|-----------------|--------------------|--------------------|--------------------------|--------------------------|--|
| V _{cc} | VI | V _M | V _M | V _x | Vy | |
| 2.3 V to 2.7 V | V _{CC} | 0.5V _{CC} | 0.5V _{CC} | V _{OL} + 0.15 V | V _{OH} - 0.15 V | |
| 2.7 V | 2.7 V | 1.5 V | 1.5 V | V _{OL} + 0.3 V | V _{OH} - 0.3 V | |
| 3.0 V to 3.6 V | 2.7 V | 1.5 V | 1.5 V | V _{OL} + 0.3 V | V _{OH} - 0.3 V | |

74ALVCH16843

18-bit bus-interface D-type latch; 3-State





Figure 11. Test circuit for measuring switching times

| Input | | | Load | Load | | V _{EXT} | | |
|-----------------|-----------------|---------------------------------|-------|-------|-------------------------------------|--------------------|-------------------------------------|--|
| V _{cc} | VI | t _r , t _f | RL | CL | t _{PHZ} , t _{PZH} | t_{PLZ}, t_{PZL} | t _{PLH} , t _{PHL} | |
| 2.3 V to 2.7 V | V _{CC} | ≤ 2.0 ns | 500 Ω | 30 pF | GND | $2 \times V_{CC}$ | open | |
| 2.7 V | 2.7 V | ≤ 2.5 ns | 500 Ω | 50 pF | GND | $2 \times V_{CC}$ | open | |
| 3.0 V to 3.6 V | 2.7 V | ≤ 2.5 ns | 500 Ω | 50 pF | GND | $2 \times V_{CC}$ | open | |

18-bit bus-interface D-type latch; 3-State

11 Package outline



74ALVCH16843 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 3 — 20 November 2017

18-bit bus-interface D-type latch; 3-State

12 Abbreviations

| Table 10. Abbreviations | | | | | |
|-------------------------|---|--|--|--|--|
| Acronym | Description | | | | |
| CDM | Charged Device Model | | | | |
| CMOS | Complementary Metal-Oxide Semiconductor | | | | |
| DUT | Device Under Test | | | | |
| ESD | ElectroStatic Discharge | | | | |
| НВМ | Human Body Model | | | | |
| TTL | Transistor-Transistor Logic | | | | |

13 Revision history

| Table 11. Revision history | | | | | | | | |
|----------------------------|---|-----------------------|---------------|------------------|--|--|--|--|
| Document ID | Release date | Data sheet status | Change notice | Supersedes | | | | |
| 74ALVCH16843 v.3 | 20171120 | Product data sheet | - | 74ALVCH16843 v.2 | | | | |
| Modifications: | The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. | | | | | | | |
| 74ALVCH16843 v.2 | 19980804 | Product specification | - | 74ALVCH16843 v.2 | | | | |
| 74ALVCH16843 v.1 | 19980804 | Product specification | - | - | | | | |

14 Legal information

14.1 Data sheet status

| Document status ^{[1][2]} | Product status ^[3] | Definition |
|-----------------------------------|-------------------------------|---|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

Please consult the most recently issued document before initiating or completing a design. [1]

The term 'short data sheet' is explained in section "Definitions".

[2] [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

14.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification - The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

14.3 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia

Right to make changes - Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use - Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale - Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer

No offer to sell or license - Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

74ALVCH16843 **Product data sheet** All information provided in this document is subject to legal disclaimers. Rev. 3 - 20 November 2017

18-bit bus-interface D-type latch; 3-State

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer

design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

14.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

74ALVCH16843

18-bit bus-interface D-type latch; 3-State

Contents

| 1 | General description | 1 |
|------|----------------------------------|----|
| 2 | Features and benefits | 1 |
| 3 | Ordering information | 1 |
| 4 | Functional diagram | 2 |
| 5 | Pinning information | 3 |
| 5.1 | Pinning | |
| 5.2 | Pin description | 4 |
| 6 | Functional description | 4 |
| 7 | Limiting values | |
| 8 | Recommended operating conditions | 5 |
| 9 | Static characteristics | 6 |
| 10 | Dynamic characteristics | 7 |
| 10.1 | Waveforms and test circuit | 9 |
| 11 | Package outline | 12 |
| 12 | Abbreviations | 13 |
| 13 | Revision history | 13 |
| 14 | Legal information | 14 |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© Nexperia B.V. 2017.

All rights reserved.

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 20 Novemi

Date of release: 20 November 2017 Document identifier: 74ALVCH16843



单击下面可查看定价,库存,交付和生命周期等信息

>>Nexperia(安世)