8-bit addressable latch Rev. 7 — 2 September 2020

1. General description

The 74HC259; 74HCT259 is an 8-bit addressable latch. The device features four modes of operation. In the addressable latch mode, data on the D input is written into the latch addressed by the inputs A0 to A3. The addressed latch will follow the data input, non-addressed latches will retain their previous states. In memory mode, all latches retain their previous states and are unaffected by the data or address inputs. In the 3-to-8 decoding or demultiplexing mode, the addressed output follows the D input and all other outputs are LOW. In the reset mode, all outputs are forced LOW and unaffected by the data or address inputs. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V_{CC} .

2. Features and benefits


- Wide supply voltage range from 2.0 V to 6.0 V
- Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
- Complies with JEDEC standards:
 - JESD8C (2.7 V to 3.6 V)
 - JESD7A (2.0 V to 6.0 V)
- Combined demultiplexer and 8-bit latch
- Serial-to-parallel capability
- Output from each storage bit available
- Random (addressable) data entry
- Easily expandable
- Common reset input
- Useful as a 3-to-8 active HIGH decoder
- Input levels:
 - For 74HC259: CMOS level
 - For 74HCT259: TTL level
- ESD protection:
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
 - CDM JESD22E exceeds 1000 V
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C


nexperia

3. Ordering information


Type number	Package			
	Temperature range	Name	Description	Version
74HC259D	-40 °C to +125 °C	SO16	plastic small outline package; 16 leads;	SOT109-1
74HCT259D			body width 3.9 mm	
74HC259PW	-40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads;	SOT403-1
74HCT259PW			body width 4.4 mm	
74HC259BQ	-40 °C to +125 °C	DHVQFN16	plastic dual in-line compatible thermal enhanced	SOT763-1
74HCT259BQ			very thin quad flat package; no leads; 16 terminals; body 2.5 × 3.5 × 0.85 mm	

4. Functional diagram





5. Pinning information



5.1. Pinning

5.2. Pin description

Symbol	Pin	Description
A0, A1, A2	1, 2, 3	address input
Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7	4, 5, 6, 7, 9, 10, 11, 12	latch output
GND	8	ground (0 V)
D	13	data input
LE	14	latch enable input (active LOW)
MR	15	conditional reset input (active LOW)
V _{CC}	16	supply voltage

Table 2. Pin description

6. Functional description

Table 3. Function table

H = HIGH voltage level; L = LOW voltage level; X = don't care;

d = HIGH or LOW data one set-up time prior to the LOW-to-HIGH LE transition;

q = lower case letter indicates the state of the referenced input one set-up time prior to the LOW-to-HIGH transition.

Operating mode	Input	t					Outpu	t						
	MR	LE	D	A0	A1	A2	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7
Reset (clear)	L	Н	Х	Х	Х	Х	L	L	L	L	L	L	L	L
Demultiplexer	L	L	d	L	L	L	Q = d	L	L	L	L	L	L	L
(active HIGH 8-channel) decoder (when D = H)	L	L	d	Н	L	L	L	Q = d	L	L	L	L	L	L
	L	L	d	L	Н	L	L	L	Q = d	L	L	L	L	L
	L	L	d	Н	Н	L	L	L	L	Q = d	L	L	L	L
	L	L	d	L	L	Н	L	L	L	L	Q = d	L	L	L
	L	L	d	Н	L	Н	L	L	L	L	L	Q = d	L	L
	L	L	d	L	Н	Н	L	L	L	L	L	L	Q = d	L
	L	L	d	Н	Н	Н	L	L	L	L	L	L	L	Q = d
Memory (no action)	Н	Н	Х	Х	Х	Х	q 0	q ₁	q ₂	q ₃	q ₄	q ₅	q ₆	q ₇
Addressable latch	Н	L	d	L	L	L	Q = d	q ₁	q ₂	q ₃	q ₄	q 5	q ₆	q ₇
	Н	L	d	Н	L	L	q 0	Q = d	q ₂	q ₃	q ₄	q ₅	q ₆	q ₇
	Н	L	d	L	Н	L	q 0	q 1	Q = d	q ₃	q ₄	q 5	q 6	q ₇
	Н	L	d	Н	Н	L	q 0	q ₁	q ₂	Q = d	q ₄	q ₅	q ₆	q ₇
	Н	L	d	L	L	Н	q 0	q 1	q ₂	q ₃	Q = d	q 5	q 6	q ₇
	Н	L	d	Н	L	Н	q 0	q ₁	q ₂	q ₃	q ₄	Q = d	q ₆	q ₇
	Н	L	d	L	Н	Н	q 0	q 1	q ₂	q ₃	q ₄	q ₅	Q = d	q ₇
	Н	L	d	Н	Н	Н	q ₀	q ₁	q ₂	q ₃	q ₄	q ₅	q ₆	Q = d

Table 4. Operating mode select table

H = HIGH voltage level; L = LOW voltage level.

LE	MR	Mode
L	Н	Addressable latch mode
Н	Н	Memory mode
L	L	Demultiplexer mode
Н	L	Reset mode

7. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC}	supply voltage			-0.5	+7.0	V
I _{IK}	input clamping current	$V_{\rm I}$ < -0.5 V or $V_{\rm I}$ > $V_{\rm CC}$ + 0.5 V	[1]	-	±20	mA
I _{OK}	output clamping current	$V_{\rm O}$ < -0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V	[1]	-	±20	mA
lo	output current	$V_{\rm O}$ = -0.5 V to $V_{\rm CC}$ + 0.5 V		-	±25	mA
I _{CC}	supply current			-	+70	mA
I _{GND}	ground current			-70	-	mA
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	total power dissipation	T _{amb} = -40 °C to +125 °C	[2]	-	500	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For SOT109-1 (SO16) package: P_{tot} derates linearly with 12.4 mW/K above 110 °C.

For SOT403-1 (TSSOP16) package: P_{tot} derates linearly with 8.5 mW/K above 91 °C.

For SOT763-1 (DHVQFN16) package: P_{tot} derates linearly with 11.2 mW/K above 106 $^\circ\text{C}.$

8. Recommended operating conditions

Table 6. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions		74HC259	Ð	7	4HCT25	9	Unit
			Min	Тур	Max	Min	Тур	Max	
V _{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V _{CC}	0	-	V _{CC}	V
Vo	output voltage		0	-	V _{CC}	0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	-	+125	-40	-	+125	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 2.0 V	-	-	625	-	-	-	ns/V
		V _{CC} = 4.5 V	-	1.67	139	-	1.67	139	ns/V
		V _{CC} = 6.0 V	-	-	83	-	-	-	ns/V

9. Static characteristics

Table 7. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C				+125 °C	Unit	
			Min	Тур	Мах	Min	Max	Min	Мах	
74HC259	9							1		
V _{IH}	HIGH-level	V _{CC} = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	V _{CC} = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V
V _{IL}	LOW-level	V _{CC} = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
	input voltage	V _{CC} = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.8	-	1.8	-	1.8	V

8-bit addressable latch

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to	o +125 °C	Unit
			Min	Тур	Max	Min	Мах	Min	Max	
V _{OH}	HIGH-level	V _I = V _{IH} or V _{IL}								
	output voltage	I _O = -20 μA; V _{CC} = 2.0 V	1.9	2.0	-	1.9	-	1.9	-	V
		I _O = -20 μΑ; V _{CC} = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		I _O = -20 μA; V _{CC} = 6.0 V	5.9	6.0	-	5.9	-	5.9	-	V
		I _O = -4.0 mA; V _{CC} = 4.5 V	3.98	4.32	-	3.84	-	3.7	-	V
		I _O = -5.2 mA; V _{CC} = 6.0 V	5.48	5.81	-	5.34	-	5.2	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	I _O = 20 μA; V _{CC} = 2.0 V	-	0	0.1	-	0.1	-	0.1	V
		I _O = 20 μA; V _{CC} = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I _O = 20 μA; V _{CC} = 6.0 V	-	0	0.1	-	0.1	-	0.1	V
		I _O = 4.0 mA; V _{CC} = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V
		I _O = 5.2 mA; V _{CC} = 6.0 V	-	0.16	0.26	-	0.33	-	0.4	V
I	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 V$	-	-	±0.1	-	±1	-	±1	μA
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0$ V	-	-	8.0	-	80	-	160	μA
CI	input capacitance		-	3.5	-	-	-	-	-	pF
74HCT2	59		1		1	1		1	1	
V _{IH}	HIGH-level input voltage	V _{CC} = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	2.0	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	-	0.8	V
V _{OH}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = -20 μA	4.4	4.5	-	4.4	-	4.4	-	V
		I _O = -4.0 mA	3.98	4.32	-	3.84	-	3.7	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = 20 μΑ; V _{CC} = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I _O = 5.2 mA; V _{CC} = 6.0 V	-	0.15	0.26	-	0.33	-	0.4	V
l _l	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 5.5 V$	-	-	±0.1	-	±1	-	±1	μA
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5$ V	-	-	8.0	-	80	-	160	μA
ΔI _{CC}	additional supply current	$V_{I} = V_{CC} - 2.1 \text{ V}; I_{O} = 0 \text{ A};$ other inputs at V _{CC} or GND; V _{CC} = 4.5 V to 5.5 V								
		pin An, LE	-	150	540	-	675	-	735	μA
		pin D	-	120	432	-	540	-	588	μA
		pin MR	-	75	270	-	338	-	368	μA
CI	input capacitance		-	3.5	-	-	-	-	-	pF

10. Dynamic characteristics

Table 8. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Fig. 12.

Symbol	Parameter	Conditions		25 °C		-40 °C to	o +85 °C	-40 °C to	o +125 °C	Unit
			Min	Typ[1]	Max	Min	Max	Min	Max	
74HC25	9	1	1			I	I	1	1	
t _{pd}	propagation	D to Qn; see Fig. 6 [2]								
	delay	V _{CC} = 2.0 V	-	58	185	-	230	-	280	ns
		V _{CC} = 4.5 V	-	21	37	-	46	-	56	ns
		V _{CC} = 5.0 V; C _L = 15 pF	-	18	-	-	-	-	-	ns
		V _{CC} = 6.0 V	-	17	31	-	39	-	48	ns
		An to Qn; see Fig. 7 [2]								
		V _{CC} = 2.0 V	-	58	185	-	230	-	280	ns
		V _{CC} = 4.5 V	-	21	37	-	46	-	56	ns
		V _{CC} = 5.0 V; C _L = 15 pF	-	17	-	-	-	-	-	ns
		V _{CC} = 6.0 V	-	17	31	-	39	-	48	ns
		LE to Qn; see Fig. 8 [2]								
		V _{CC} = 2.0 V	-	55	170	-	215	-	255	ns
		V _{CC} = 4.5 V	-	20	34	-	43	-	51	ns
		V _{CC} = 5.0 V; C _L = 15 pF	-	17	-	-	-	-	-	ns
		V _{CC} = 6.0 V	-	16	29	-	37	-	43	ns
t _{PHL}	HIGH to LOW	MR to Qn; see Fig. 9								
	propagation	V _{CC} = 2.0 V	-	50	155	-	195	-	235	ns
	delay	V _{CC} = 4.5 V	-	18	31	-	39	-	47	ns
		V _{CC} = 5.0 V; C _L = 15 pF	-	15	-	-	-	-	-	ns
		V _{CC} = 6.0 V	-	14	26	-	33	-	40	ns
t _t	transition time	see <u>Fig. 8</u> [3]								
		V _{CC} = 2.0 V	-	19	75	-	95	-	119	ns
		V _{CC} = 4.5 V	-	7	15	-	19	-	22	ns
		V _{CC} = 6.0 V	-	6	13	-	16	-	19	ns
t _W	pulse width	LE HIGH or LOW; see Fig. 8								
		V _{CC} = 2.0 V	70	17	-	90	-	105	-	ns
		V _{CC} = 4.5 V	14	6	-	18	-	21	-	ns
		V _{CC} = 6.0 V	12	5	-	15	-	18	-	ns
		MR LOW; see Fig. 9								
		V _{CC} = 2.0 V	70	17	-	90	-	105	-	ns
		V _{CC} = 4.5 V	14	6	-	18	-	21	-	ns
		V _{CC} = 6.0 V	12	5	-	15	-	18	-	ns
t _{su}	set-up time	D, An to LE; see <u>Fig. 10</u> and <u>Fig. 11</u>								
		V _{CC} = 2.0 V	80	19	-	100	-	120	-	ns
		V _{CC} = 4.5 V	16	7	-	20	-	24	-	ns
		V _{CC} = 6.0 V	14	6	-	17	-	20	-	ns

8-bit addressable latch

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to	o +125 °C	Unit
			Min	Typ[1]	Мах	Min	Max	Min	Max	
t _h	hold time	D to LE; see <u>Fig. 10</u> and <u>Fig. 11</u>								
		V _{CC} = 2.0 V	0	-19	-	0	-	0	-	ns
		V _{CC} = 4.5 V	0	-6	-	0	-	0	-	ns
		V _{CC} = 6.0 V	0	-5	-	0	-	0	-	ns
		An to LE; see <u>Fig. 10</u> and <u>Fig. 11</u>								
		V _{CC} = 2.0 V	2	-11	-	2	-	2	-	ns
		V _{CC} = 4.5 V	2	-4	-	2	-	2	-	ns
		V _{CC} = 6.0 V	2	-3	-	2	-	2	-	ns
C _{PD}	power dissipation capacitance	$f_i = 1 \text{ MHz}; V_1 = \text{GND to } V_{\text{CC}}$ [4]	-	19	-	-	-	-	-	pF
74HCT2	59	1		1			1	1		1
t _{pd}	propagation	D to Qn; see Fig. 6 [2]								
•	delay	V _{CC} = 4.5 V	-	23	39	-	49	-	59	ns
		V _{CC} = 5.0 V; C _L = 15 pF	-	20	-	-	-	-	-	ns
		An to Qn; see Fig. 7 [2]								<u> </u>
		V _{CC} = 4.5 V	-	25	41		51		62	ns
		V _{CC} = 5.0 V; C _L = 15 pF	-	20	-	-	-	-	-	ns
		LE to Qn; see Fig. 8 [2]								<u> </u>
		V _{CC} = 4.5 V	-	22	38	-	48	-	57	ns
		V _{CC} = 5.0 V; C _L = 15 pF	-	20	-	-	-	-	-	ns
t _{PHL}	HIGH to LOW	MR to Qn; see Fig. 9								
	propagation	V _{CC} = 4.5 V	-	23	39	-	49	-	59	ns
	delay	V _{CC} = 5.0 V; C _L = 15 pF	-	20	-	-	-	-	-	ns
t _t	transition time	see <u>Fig. 8</u> [3]								
		V _{CC} = 4.5 V	-	7	15	-	19	-	22	ns
t _W	pulse width	LE HIGH or LOW; see Fig. 8								
		V _{CC} = 4.5 V	19	11	-	24	-	29	-	ns
		MR LOW; see Fig. 9								
		V _{CC} = 4.5 V	18	10	-	23	-	27	-	ns
t _{su}	set-up time	D, An to LE; see <u>Fig. 10</u> and <u>Fig. 11</u>								
		V _{CC} = 4.5 V	17	10	-	21	-	26	-	ns
t _h	hold time	D to LE; see <u>Fig. 10</u> and <u>Fig. 11</u>								
		V _{CC} = 4.5 V	0	-8	-	0	-	0	-	ns
		An to LE; see <u>Fig. 10</u> and <u>Fig. 11</u>								
		V _{CC} = 4.5 V	0	-4	-	0	-	0	-	ns

8-bit addressable latch

Symbol	Parameter	Conditions	25 °C		-40 °C to +85 °C		-40 °C to +125 °C		Unit	
			Min	Typ[1]	Мах	Min	Max	Min	Max]
C _{PD}	power dissipation capacitance	$f_i = 1 \text{ MHz};$ [4] V _I = GND to V _{CC} - 1.5 V	-	19	-	-	-	-	-	pF

[1] Typical values are measured at nominal supply voltage (V_{CC} = 3.3 V and V_{CC} = 5.0 V).

[2] t_{pd} is the same as t_{PLH} and t_{PHL} .

[3] t_t is the same as t_{THL} and t_{TLH} .

[4] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \Sigma (C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$

f_i = input frequency in MHz;

 f_o = output frequency in MHz;


C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;


 $\Sigma(C_L \times V_{CC}^2 \times f_0) = \text{sum of the outputs.}$

10.1. Waveforms and test circuit



Measurement points are given in <u>Table 9</u>. V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Fig. 6. Data input to output propagation delays




9 / 17

Nexperia

74HC259; 74HCT259


8-bit addressable latch



Measurement points are given in Table 9.

 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Fig. 8. Enable input to output propagation delays and pulse width



Neasurement points are given in <u>radie s</u>.

 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Fig. 9. Master reset input to output propagation delays





Fig. 10. Data input to latch enable input set-up and hold times

8-bit addressable latch




Measurement points are given in <u>Table 9</u>.


The shaded areas indicate when the input is permitted to change for predictable output performance. V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Fig. 11. Address input to latch enable input set-up and hold times

Table 9. Measurement points

Туре	Input	Output		
	V _M	V _M	V _X	V _Y
74HC259	0.5V _{CC}	0.5V _{CC}	0.1V _{CC}	0.9V _{CC}
74HCT259	1.3 V	1.3 V	0.1V _{CC}	0.9V _{CC}





Test data is given in Table 10.

Definitions test circuit:

 R_{T} = Termination resistance should be equal to output impedance Z_{o} of the pulse generator.

C_L = Load capacitance including jig and probe capacitance.

R_L = Load resistance.

S1 = Test selection switch

Fig. 12. Test circuit for measuring switching times

Table 10. Test data

Туре	Input		Load		S1 position
	VI	t _r , t _f	CL	RL	t _{PHL} , t _{PLH}
74HC259	V _{CC}	6 ns	15 pF, 50 pF	1 kΩ	open
74HCT259	3 V	6 ns	15 pF, 50 pF	1 kΩ	open

74HC_HCT259

11. Package outline




Fig. 13. Package outline SOT109-1 (SO16)

74HC_HCT259

8-bit addressable latch




Fig. 14. Package outline SOT403-1 (TSSOP16)

8-bit addressable latch




Fig. 15. Package outline SOT763-1 (DHVQFN16)

12. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

13. Revision history

Table 12. Revision history **Document ID Release date** Data sheet status Change notice Supersedes 74HC HCT259 v.7 20200902 Product data sheet 74HC HCT259 v.6 Modifications: The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. Type number 74HC259DB and 74HCT259DB (SOT338-1/SSOP16) removed. Section 2 updated. Table 5: Derating values for Ptot total power dissipation have been updated. 74HC HCT259 v.6 74HC_HCT259 v.5 20160202 Product data sheet Modifications: • Type numbers 74HC259N and 74HCT259N (SOT38-4) removed. 74HC HCT259 v.5 20120807 Product data sheet 74HC HCT259 v.4 Modifications: The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. 74HC HCT259 v.4 20090225 Product data sheet 74HC HCT259 v.3 Modifications: Added type number 74HC259N and 74HCT259N (DIP16 package) Added type number 74HC259DB and 74HCT259DB (SSOP16 package) 74HC_HCT259 v.3 20090108 Product data sheet 74HC_HCT259_CNV v.2 74HC HCT259_CNV v.2 19970828 Product specification

14. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

 Please consult the most recently issued document before initiating or completing a design.

- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <u>https://www.nexperia.com</u>.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

8-bit addressable latch

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

All information provided in this document is subject to legal disclaimers.

Product data sheet

Contents

1. General description	1
2. Features and benefits	1
3. Ordering information	2
4. Functional diagram	2
5. Pinning information	3
5.1. Pinning	3
5.2. Pin description	3
6. Functional description	4
7. Limiting values	5
8. Recommended operating conditions	5
9. Static characteristics	5
10. Dynamic characteristics	7
10.1. Waveforms and test circuit	9
11. Package outline	12
12. Abbreviations	15
13. Revision history	15
14. Legal information	16

© Nexperia B.V. 2020. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 2 September 2020

74HC_HCT259

单击下面可查看定价,库存,交付和生命周期等信息

>>Nexperia(安世)