Product data sheet

1 General description

The 74LV03 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT03.

The 74LV03 provides the 2-input NAND function.

The 74LV03 has open-drain N-transistor outputs, which are not clamped by a diode connected to V_{CC} . In the OFF-state, i.e., when one input is LOW, the output may be pulled to any voltage between GND and $V_{O(max)}$. This allows the device to be used as a LOW-to-HIGH or HIGH-to-LOW level shifter. For digital operation and OR-tied output applications, these devices must have a pull-up resistor to establish a logic HIGH level.

2 Features and benefits

- Wide operating voltage: 1.0 V to 5.5 V
- Optimized for low voltage applications: 1.0 V to 3.6 V
- Accepts TTL input levels between V_{CC} = 2.7 V and V_{CC} = 3.6 V
- Typical V_{OLP} (output ground bounce) < 0.8 V @ V_{CC} = 3.3 V, T_{amb} = 25 °C
- Typical V_{OHV} (output V_{OH} undershoot) > 2 V @ V_{CC} = 3.3 V, T_{amb} = 25 °C
- Level shifter capability
- · ESD protection:
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C

3 Ordering information


Table 1. Ordering information

Type number	Package					
	Temperature range	Name	Description	Version		
74LV03D	-40 °C to + 125 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1		




Quad 2-input NAND gate

4 Functional diagram



5 Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
1A, 2A, 3A, 4A	1, 4, 9, 12	data input
1B, 2B, 3B, 4B	2, 5, 10, 13	data input
1Y, 2Y, 3Y, 4Y	3, 6, 8, 11	data output
GND	7	ground (0 V)
V _{CC}	14	supply voltage

Quad 2-input NAND gate

Functional description

Table 3. Function table ^[1]

Input		Output
nA	nB	nY
L	L	Z
L	Н	Z
Н	L	Z
Н	Н	L

H = HIGH voltage level;

Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+7.0	V
I _{IK}	input clamping current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$ [1]	-	±20	mA
I _{OK}	output clamping current	$V_{O} < -0.5 \text{ V or } V_{O} > V_{CC} + 0.5 \text{ V}$ [1]	-	±50	mA
Io	output current	$V_{O} = -0.5 \text{ V to } (V_{CC} + 0.5 \text{ V})$	-	±25	mA
I _{CC}	supply current		-	50	mA
I_{GND}	ground current		-50	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	T _{amb} = -40 °C to +125 °C [2]	-	500	mW

The input and output voltage ratings may be exceeded if the input and output current ratings are observed. P_{tot} derates linearly with 8 mW/K above 70 °C. [1] [2]

L = LOW voltage level;

Z = high-impedance OFF-state.

Quad 2-input NAND gate

8 Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{CC}	supply voltage	[1]	1.0	3.3	5.5	V
VI	input voltage		0	-	V _{CC}	V
Vo	output voltage		0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 1.0 V to 2.0 V	-	-	500	ns/V
		V _{CC} = 2.0 V to 2.7 V	-	-	200	ns/V
		V _{CC} = 2.7 V to 3.6 V	-	-	100	ns/V
		V _{CC} = 3.6 V to 5.5 V	-	-	50	ns/V

^[1] The static characteristics are guaranteed from V_{CC} = 1.2 V to V_{CC} = 5.5 V, but LV devices are guaranteed to function down to V_{CC} = 1.0 V (with input levels GND or V_{CC}).

9 Static characteristics

Table 6. Static characteristics

Voltages are referenced to GND (ground = 0 V).

Symbol Parameter		Conditions	-40 °C to +85 °C			-40 °C to +125 °C		Unit
			Min	Typ ^[1]	Max	Min	Max	
V _{IH}	HIGH-level	V _{CC} = 1.2 V	0.9	-	-	0.9	-	V
	input voltage	V _{CC} = 2.0 V	1.4	-	-	1.4	-	V
		V _{CC} = 2.7 V to 3.6 V	2.0	-	-	2.0	-	V
		V _{CC} = 4.5 V to 5.5 V	0.7V _{CC}	-	-	0.7V _{CC}	-	V
V_{IL}	LOW-level	V _{CC} = 1.2 V	-	-	0.3	-	0.3	V
	input voltage	V _{CC} = 2.0 V	-	-	0.6	-	0.6	V
		V _{CC} = 2.7 V to 3.6 V	-	-	0.8	-	0.8	V
		V _{CC} = 4.5 V to 5.5 V	-	-	0.3V _{CC}	-	0.3V _{CC}	V
V_{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL}						
	output voltage	I _O = 100 μA; V _{CC} = 1.2 V	-	0	-	-	-	V
		I _O = 100 μA; V _{CC} = 2.0 V	-	0	0.2	-	0.2	V
		I _O = 100 μA; V _{CC} = 2.7 V	-	0	0.2	-	0.2	V
		I _O = 100 μA; V _{CC} = 3.0 V	-	0	0.2	-	0.2	V
		I _O = 100 μA; V _{CC} = 4.5 V	-	0	0.2	-	0.2	V
		I _O = 6 mA; V _{CC} = 3.0 V	-	0.25	0.40	-	0.50	V
		I _O = 12 mA; V _{CC} = 4.5 V	-	0.35	0.55	-	0.65	V
I _I	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	1.0	-	1.0	μA

74LV03

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2017. All rights reserved.

Quad 2-input NAND gate

Symbol	Parameter	Conditions	-40 °C to +		°C to +85 °C		-40 °C to +125 °C	
			Min	Typ ^[1]	Max	Min	Max	
l _{OZ}	OFF-state output current	per input pin; V_{CC} = 2.0 V to 3.6 V; V_{I} = V_{IL} ; V_{O} = V_{CC} or GND; other inputs at V_{CC} or GND	-	-	±5.0	-	±10	μΑ
		per input pin; V_{CC} = 2.0 V to 3.6 V; $^{[2]}$ V_I = V_{IL} ; V_O = 6.0 V; other inputs at V_{CC} or GND	-	-	±10.0	-	±20	μΑ
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	20.0	-	40	μΑ
ΔI _{CC}	additional supply current	per input; $V_I = V_{CC} - 0.6 \text{ V}$; $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	-	-	500	-	850	μΑ
Cı	input capacitance		-	3.5	-	-	-	pF

10 Dynamic characteristics

Table 7. Dynamic characteristics

GND = 0 V; For test circuit see Figure 6.

Symbol	pol Parameter Conditions		-40 °C to +85 °C			-40 °C to +125 °C		Unit
			Min	Typ ^[1]	Max	Min	Max	
t _{pd}	propagation	nA, nB to nY; see Figure 5						
	delay	V _{CC} = 1.2 V	-	50	-	-	-	ns
		V _{CC} = 2.0 V	-	17	26	-	31	ns
		V _{CC} = 2.7 V	-	13	19	-	23	ns
		V_{CC} = 3.3 V; C_L = 15 pF	-	8	-	-	-	ns
		V _{CC} = 3.0 V to 3.6 V [3]	-	10	16	-	19	ns
		V _{CC} = 4.5 V to 5.5 V	-	-	13	-	16	ns
C _{PD}	power dissipation capacitance	$C_L = 0 \text{ pF}; R_L = \infty \Omega;$ [4] $V_I = \text{GND to } V_{CC}$	-	4	-	-	-	pF

All typical values are measured at T_{amb} = 25 °C.

 f_i = input frequency in MHz,

f_o = output frequency in MHz

 C_L = output load capacitance in pF

V_{CC} = supply voltage in V

N = number of inputs switching

 $\Sigma(C_L \times V_{CC}^2 \times f_0)$ = sum of the outputs.


Typical values are measured at T $_{amb}$ = 25 °C. The maximum operating output voltage (V $_{O(max)}$) is 6.0 V.

 t_{pd} is the same as t_{PLZ} and t_{PZL} . Typical values are measured at nominal supply voltage (V_{CC} = 3.3 V). C_{PD} is used to determine the dynamic power dissipation (P_{D} in μ W).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

Quad 2-input NAND gate

10.1 Waveforms and test circuit



Measurement points are given in Table 8


 $\ensuremath{V_{\text{OL}}}$ is a typical voltage output level that occurs with the output load.


Figure 5. Inputs nA and nB to output nY propagation delay times

Table 8. Measurement points

Supply voltage	Input	Output		
V _{CC}	V _M	V _X	V _M	
≤ 2.7 V	0.5 × V _{CC}	V _{OL} + 0.1 V	0.5 × V _{CC}	
2.7 V to 3.6 V	1.5 V	V _{OL} + 0.3 V	1.5 V	
≥ 4.5 V	0.5 × V _{CC}	V _{OL} + 0.1 V	0.5 × V _{CC}	

Quad 2-input NAND gate





Test data is given in Table 9

Definitions for test circuit:

R_L = Load resistance.

 C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to output impedance Z_0 of the pulse generator.


 V_{EXT} = External voltage for measuring switching times.

Figure 6. Test circuit for measuring switching times

Table 9. Test data

Supply voltage	Input		Load	V _{EXT}	
V _{CC}	VI	t _r , t _f	CL	R _L	t _{PLZ} , t _{PZL}
≤ 2.7 V	V _{CC}	≤ 2.5 ns	50 pF	1 kΩ	2 × V _{CC}
2.7 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	1 kΩ	2 × V _{CC}
≥ 4.5 V	V _{CC}	≤ 2.5 ns	50 pF	1 kΩ	2 × V _{CC}

11 Package outline



Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFERENCES			EUROPEAN ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	155UE DATE	
SOT108-1	076E06	MS-012				99-12-27 03-02-19	

Figure 7. Package outline SOT108-1 (SO14)

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2017. All rights reserved.

Quad 2-input NAND gate

12 Abbreviations

Table 10. Abbreviations

Acronym	Description	
CMOS	Complementary Metal-Oxide Semiconductor	
DUT	Device Under Test	
TTL	Transistor-Transistor Logic	

13 Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
74LV03 v.4	20170831	Product data sheet	-	74LV03 v.3		
Modifications:	 The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. 					
74LV03 v.3	20030303	Product data sheet	ECN 853-1963 29494	74LV03 v.2		
Modifications:	 Deleted DIL, SSOP and TSSOP package ordering and package outlines (discontinued options). Corrected power dissipation formula. 					
74LV03 v.2	19980420	Product specification	ECN 853-1963 19257	74LV03 v.1		
74LV03 v.1	19970328	Product specification	-	-		

Quad 2-input NAND gate

14 Legal information

14.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- The term 'short data sheet' is explained in section "Definitions". [2] [3]
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

14.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

14.3 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2017. All rights reserved.

Quad 2-input NAND gate

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer

design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

14.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Nexperia

74LV03

Quad 2-input NAND gate

Contents

1	General description	1
2	Features and benefits	
3	Ordering information	1
4	Functional diagram	
5	Pinning information	2
5.1	Pinning	
5.2	Pin description	2
6	Functional description	
7	Limiting values	
8	Recommended operating conditions	
9	Static characteristics	
10	Dynamic characteristics	5
10.1	Waveforms and test circuit	
11	Package outline	
12	Abbreviations	9
13	Revision history	
14	Legal information	

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© Nexperia B.V. 2017.

All rights reserved.

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com

单击下面可查看定价,库存,交付和生命周期等信息

>>Nexperia(安世)