74LV74

Dual D-type flip-flop with set and reset; positive-edge trigger Rev. 5 — 24 March 2021 Product data sheet

1. General description

The 74LV74 is a dual positive edge triggered D-type flip-flop with individual data (nD), clock (nCP), set (n \overline{SD}) and reset (n \overline{RD}) inputs, and complementary nQ and n \overline{Q} outputs. Data at the D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition will be stored in the flip-flop and appear at the nQ output. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess V_{CC} .

2. Features and benefits

- Wide supply voltage range from 1.0 V to 5.5 V
- Optimized for low voltage applications from 1.0 V to 3.6 V
- · CMOS low power dissipation
- Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
- Direct interface with TTL levels (2.7 V to 3.6 V)
- ESD protection:
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C

3. Ordering information


Table 1. Ordering information

Type number	Package			
	Temperature range	Name	Description	Version
74LV74D	-40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1
74LV74PW	-40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1




Dual D-type flip-flop with set and reset; positive-edge trigger

4. Functional diagram




Dual D-type flip-flop with set and reset; positive-edge trigger



5. Pinning information

5.1. Pinning



5.2. Pin description

Table 2. Pin description

Symbol	Pin	Description
1RD, 2RD	1, 13	asynchronous reset-direct input (active-LOW)
1D, 2D	2, 12	data inputs
1CP, 2CP	3, 11	clock input (LOW-to-HIGH), edge-triggered)
1 SD , 2 SD	4, 10	asynchronous set-direct input (active-LOW)
1Q, 2Q	5, 9	true flip-flop outputs
1Q, 2Q	6, 8	complement flip-flop outputs
GND	7	ground (0 V)
V _{CC}	14	supply voltage

74LV74

Dual D-type flip-flop with set and reset; positive-edge trigger

6. Functional description

Table 3. Function table

 $H = HIGH \ voltage \ level; \ L = LOW \ voltage \ level; \ X = don't \ care;$

 \uparrow = LOW-to-HIGH clock transition; Q_{n+1} = state after the next LOW-to-HIGH CP transition

Input				Output				
nSD	nRD	nCP	nD	nQ	nQ	Q _{n+1}	nQ _{n+1}	
L	Н	Х	Х	Н	L	-	-	
Н	L	X	Х	L	Н	-	-	
L	L	Х	X	Н	Н	-	-	
Н	Н	↑	L	-	-	L	Н	
Н	Н	↑	Н	-	-	Н	L	

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage	[1]	-0.5	+7	V
I _{IK}	input clamping current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$	-	20	mA
VI	input voltage	[1]	-0.5	+7	V
I _{OK}	output clamping current	$V_O > V_{CC}$ or $V_O < 0$	-	±50	mA
Io	output current	$-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$	-	±25	mA
I _{CC}	supply current		-	±50	mA
I _{GND}	ground current		-	±50	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$ [2]	-	500	

^[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

^[2] For SOT108-1 (SO14) package: P_{tot} derates linearly with 10.1 mW/K above 100 °C. For SOT402-1 (TSSOP14) package: P_{tot} derates linearly with 7.3 mW/K above 81 °C.

Dual D-type flip-flop with set and reset; positive-edge trigger

8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{CC}	supply voltage [1]		1.0	3.3	5.5	V
VI	input voltage		0	-	V _{CC}	V
Vo	output voltage		0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	-	+125	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 1.0 V to 2.0 V	0	-	500	ns/V
		$V_{CC} = 2.0 \text{ V to } 2.7 \text{ V}$	0	-	200	ns/V
		V _{CC} = 2.7 V to 3.6 V	0	-	100	ns/V
		$V_{CC} = 3.6 \text{ V to } 5.5 \text{ V}$	0	-	50	ns/V

^{[1] 74}LV74 is guaranteed to function down to V_{CC} = 1.0 V (input levels GND or V_{CC}); DC characteristics are guaranteed from V_{CC} = 1.2 V to V_{CC} = 5.5 V.

Dual D-type flip-flop with set and reset; positive-edge trigger

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol V _{IH}	Parameter	Conditions	-40	°C to +8	5 °C	-40 °C to	Unit	
			Min	Typ[1]	Max	Min	Max	
V _{IH}	HIGH-level	V _{CC} = 1.2 V	0.9	-	-	0.9	-	V
	input voltage	V _{CC} = 2.3 V to 2.7 V	1.4	-	-	1.4	-	V
		V _{CC} = 2.7 V to 3.6 V	2.0	-	-	2.0	-	V
		V _{CC} = 4.5 V to 5.5 V	0.7V _{CC}	-	-	0.7V _{CC}	-	V
V _{IL}	LOW-level	V _{CC} = 1.2 V	-	-	0.3	-	0.3	V
	input voltage	V _{CC} = 2.3 V to 2.7 V	-	-	0.6	-	0.6	V
		V _{CC} = 2.7 V to 3.6 V	-	-	0.8	-	0.8	V
		V _{CC} = 4.5 V to 5.5 V	-	-	0.3V _{CC}	-	0.3V _{CC}	
V _{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL} ; $I_O = -100 \mu A$						
	output voltage	V _{CC} = 1.2 V	-	1.2		-		
		V _{CC} = 2.0 V	1.8	2.0	-	1.8	-	V
		V _{CC} = 2.7 V	2.5	2.7	-	2.5	-	V
		V _{CC} = 3.0 V	2.8	3.0	-	2.8	-	V
		V _{CC} = 4.5 V	4.3	4.5	-	4.3	-	V
		standard outputs: V _I = V _{IH} or V _{IL}						
		V _{CC} = 3.0 V; I _O = -6 mA	2.40	2.82	-	2.20	-	V
		V _{CC} = 4.5 V; I _O = -12 mA	3.60	4.20	-	3.50	-	V
V _{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL} ; $I_O = 100 \mu A$						
	output voltage	V _{CC} = 1.2 V	-	0	-	-	-	
		V _{CC} = 2.0 V	-	0	0.2		0.2	V
		V _{CC} = 2.7 V	-	0	0.2		0.2	V
		V _{CC} = 3.0 V	-	0	0.2		0.2	V
		V _{CC} = 4.5 V	-	0	0.2		0.2	V
		standard outputs: V _I = V _{IH} or V _{IL}						
		V _{CC} = 3.0 V; I _O = 6 mA	-	0.25	0.40	-	0.50	V
		V _{CC} = 4.5 V; I _O = 12 mA	-	0.35	0.55	-	0.65	V
I _I	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	±1	-	±1	μΑ
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5$ V	-	-	20	-	80	μΑ
Δl _{CC}	additional supply current	$V_1 = V_{CC} - 0.6 \text{ V}; V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	-	-	500	-	850	μΑ
C _I	input capacitance		-	3.5	-			pF

^[1] Typical values are measured at T_{amb} = 25 °C.

Dual D-type flip-flop with set and reset; positive-edge trigger

10. Dynamic characteristics

Table 7. Dynamic characteristics

GND (ground = 0 V): for test circuit, see Fig. 9

Symbol	Parameter	Conditions		-40	°C to +8	5°C	-40 °C to	+125 °C	Unit
				Min	Typ[1]	Max	Min	Max	
t _{pd}	propagation	nCP to nQ, nQ; see Fig. 7	[2]						
	delay	V _{CC} = 1.2 V		-	70	-	-	-	ns
		V _{CC} = 2.0 V		-	24	44	-	56	ns
		V _{CC} = 2.7 V		-	18	28	-	41	ns
		V _{CC} = 3.0 V to 3.6 V	[3]	-	13	26	-	33	ns
		V _{CC} = 3.3 V; C _L = 15 pF		-	11	-	-	-	ns
		V _{CC} = 4.5 V to 5.5 V	[4]	-	9.5	17	-	23	ns
		nSD to nQ, nQ; see Fig. 8							
		V _{CC} = 1.2 V		-	90	-	-	-	ns
		V _{CC} = 2.0 V		-	31	46	-	58	ns
		V _{CC} = 2.7 V		-	23	34	-	43	ns
		V _{CC} = 3.0 V to 3.6 V	[3]	-	17	27	-	34	ns
		V _{CC} = 3.3 V; C _L = 15 pF		-	14	-	-	-	ns
		V _{CC} = 4.5 V to 5.5 V	[4]	-	12	19	-	24	ns
		nRD to nQ, nQ; see Fig. 8							
		V _{CC} = 1.2 V		-	90	-	-	-	ns
		V _{CC} = 2.0 V		-	31	46	-	58	ns
		V _{CC} = 2.7 V		-	23	34	-	43	ns
		V _{CC} = 3.0 V to 3.6 V	[3]	-	17	27	-	34	ns
		V _{CC} = 3.3 V; C _L = 15 pF		-	14	-	-	-	ns
		V _{CC} = 4.5 V to 5.5 V	[4]	-	12	19	-	24	ns
t _W	pulse width	nCP input HIGH to LOW; see Fig. 7							
		V _{CC} = 2.0 V		34	10	-	41	-	ns
		V _{CC} = 2.7 V		25	8	-	30	-	ns
		V _{CC} = 3.0 V to 3.6 V	[3]	20	7	-	24	-	ns
		V _{CC} = 4.5 V to 5.5 V	[4]	15	6	-	18	-	ns
		nSD or nRD pulse width LOW; see Fig. 8							
		V _{CC} = 2.0 V		34	10	-	41	-	ns
		V _{CC} = 2.7 V		25	8	-	30	-	ns
		V _{CC} = 3.0 V to 3.6 V	[3]	20	7	-	24	-	ns
		V _{CC} = 4.5 V to 5.5 V	[4]	15	6	-	18	-	ns
t _{rec}	recovery time	nRD; see Fig. 8							
		V _{CC} = 1.2 V		-	5	-	-	-	ns
		V _{CC} = 2.0 V		14	2	-	15	-	ns
		V _{CC} = 2.7 V		10	1	-	11	-	ns
		V _{CC} = 3.0 V to 3.6 V	[3]	8	1	-	9	-	ns
		V _{CC} = 4.5 V to 5.5 V	[4]	6	1	-	7	-	ns

Nexperia

Dual D-type flip-flop with set and reset; positive-edge trigger

Symbol	Parameter	Conditions		-40	°C to +8	5 °C	-40 °C to	+125 °C	Unit
				Min	Typ[1]	Max	Min	Max	1
t _{su}	set-up time	nD to nCP; see Fig. 7							
		V _{CC} = 1.2 V		-	10	-	-	-	ns
		V _{CC} = 2.0 V		22	4	-	26	-	ns
		V _{CC} = 2.7 V		12	3	-	15	-	ns
		V _{CC} = 3.0 V to 3.6 V	[3]	8	2	-	10	-	ns
		V _{CC} = 4.5 V to 5.5 V	[4]	6	1	-	8	-	ns
t _h	hold time	nD to nCP; see Fig. 7							
		V _{CC} = 1.2 V		-	-10	-	-	-	ns
		V _{CC} = 2.0 V		3	-2	-	3	-	ns
		V _{CC} = 2.7 V		3	-2	-	3	-	ns
		V _{CC} = 3.0 V to 3.6 V	[3]	3	-2	-	3	-	ns
		V _{CC} = 4.5 V to 5.5 V	[4]	3	-2	-	3	-	ns
f _{max}	maximum	nCP; see Fig. 7							
	frequency	V _{CC} = 2.0 V		14	40	-	12	-	MHz
		V _{CC} = 2.7 V		50	90	-	40	-	MHz
		V _{CC} = 3.0 V to 3.6 V	[3]	60	100	-	48	-	MHz
		V _{CC} = 4.5 V to 5.5 V	[4]	70	110	-	56	-	MHz
C _{PD}	power dissipation capacitance	V _I = GND to V _{CC}	[5]	-	24	-	-	-	pF

- Typical values are measured at T_{amb} = 25 °C. [1]
- t_{pd} is the same as t_{PHL} and t_{PLH} . Typical value measured at V_{CC} = 3.3 V. [2] [3]
- Typical values are measured at $V_{CC} = 5.0 \text{ V}$.
- C_{PD} is used to determine the dynamic power dissipation $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$ ($P_D = P_D \times V_{CC}^2 \times f_o = 0$), where: f_i = input frequency in MHz;


f_o = output frequency in MHz;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of outputs; C_L = output load capacitance in pF;

V_{CC} = supply voltage in V.

Dual D-type flip-flop with set and reset; positive-edge trigger

10.1. Waveforms and test circuit




Measurement points are given in Table 8.

V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 7. Clock pulse (nCP) to output (nQ, $n\overline{Q}$) propagation delays, nCP pulse width and maximum frequency



Measurement points are given in Table 8.

 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.


Fig. 8. The set $(n\overline{SD})$ and reset $(n\overline{RD})$ input to output $(nQ, n\overline{Q})$ propagation delays, the set and reset pulse widths and the $n\overline{RD}$ to nCP recovery time

74LV74

Dual D-type flip-flop with set and reset; positive-edge trigger

Table 8. Measurement points

Supply voltage	Input	Output
V _{CC}	V _M	V _M
< 2.7 V	0.5V _{CC}	0.5V _{CC}
2.7 V to 3.6 V	1.5 V	1.5 V
≥ 4.5 V	0.5V _{CC}	0.5V _{CC}



Test data is given in Table 9.

Definitions for test circuit:

R_L = Load resistance.

 C_L = Load capacitance including jig and probe capacitance.

 R_{T} = Termination resistance should be equal to output impedance Z_{o} of the pulse generator.

V_{EXT} = External voltage for measuring switching times.

Fig. 9. Test circuit for measuring switching times

Table 9. Test data


Supply voltage	Input		Load		V _{EXT}
	VI	t _r , t _f	CL	R _L	t _{PHL} , t _{PLH}
< 2.7 V	V _{CC}	2.5 ns	50 pF	1 kΩ	open
2.7 V to 3.6 V	2.7 V	2.5 ns	50 pF, 15 pF	1 kΩ	open
≥ 4.5 V	V _{CC}	2.5 ns	50 pF	1 kΩ	open

Dual D-type flip-flop with set and reset; positive-edge trigger

11. Package outline

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



UNIT	A max.	A ₁	A ₂	A ₃	b _p	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	V	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.35 0.34	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


OUTLINE	OUTLINE REFERENCES					ISSUE DATE
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT108-1	076E06	MS-012				99-12-27 03-02-19

Fig. 10. Package outline SOT108-1 (SO14)

Dual D-type flip-flop with set and reset; positive-edge trigger

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN	ISSUE DATE
	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT402-1		MO-153				99-12-27 03-02-18

Fig. 11. Package outline SOT402-1 (TSSOP14)

Dual D-type flip-flop with set and reset; positive-edge trigger

12. Abbreviations

Table 10. Abbreviations

Acronym	Description
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

13. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
74LV74 v.5	20210324	Product data sheet	-	74LV74 v.4		
Modifications:	Nexperia. Legal texts h Section 1 and Section 7: De					
74LV74 v.4	20151209	Product data sheet	-	74LV74 v.3		
Modifications:	Type number	74LV74N (SOT27-1) removed.				
74LV74 v.3	20130909	Product data sheet	-	74LV74_CNV v.2		
Modifications:	 The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. Family data added, see <u>Section 9</u> 					
74LV74_CNV v.2	April 1998	Product specification	-	-		

Dual D-type flip-flop with set and reset; positive-edge trigger

14. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

74LV7

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2021. All rights reserved

Dual D-type flip-flop with set and reset; positive-edge trigger

Contents

1. General description	<i>'</i>
2. Features and benefits	<i>'</i>
3. Ordering information	1
4. Functional diagram	2
5. Pinning information	3
5.1. Pinning	3
5.2. Pin description	3
6. Functional description	4
7. Limiting values	4
8. Recommended operating conditions	
9. Static characteristics	6
10. Dynamic characteristics	7
10.1. Waveforms and test circuit	9
11. Package outline	1′
12. Abbreviations	13
13. Revision history	13
14. Legal information	

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 24 March 2021

[©] Nexperia B.V. 2021. All rights reserved

单击下面可查看定价,库存,交付和生命周期等信息

>>Nexperia(安世)