### **1** General description

The 74LVC1G86 provides the 2-input EXCLUSIVE-OR function.

Inputs can be driven from either 3.3 V or 5 V devices. These features allow the use of these devices in a mixed 3.3 V and 5 V environment.

This device is fully specified for partial Power-down applications using  $I_{OFF}$ . The  $I_{OFF}$  circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

### 2 Features and benefits

- Wide supply voltage range from 1.65 V to 5.5 V
- · High noise immunity
- · Complies with JEDEC standard:
  - JESD8-7 (1.65 V to 1.95 V)
  - JESD8-5 (2.3 V to 2.7 V)
  - JESD8B/JESD36 (2.7 V to 3.6 V)
- ESD protection:
  - HBM JESD22-A114F exceeds 2 000 V
  - MM JESD22-A115-A exceeds 200 V
- ±24 mA output drive (V<sub>CC</sub> = 3.0 V)
- CMOS low power consumption
- Latch-up performance exceeds 250 mA
- Direct interface with TTL levels
- Inputs accept voltages up to 5 V
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C

# nexperia

# **3** Ordering information

Table 1. Ordering info	ormation							
Type number	Package	Package						
	Temperature range	Name	Description	Version				
74LVC1G86GW	-40 °C to +125 °C	TSSOP5	plastic thin shrink small outline package; 5 leads; body width 1.25 mm	SOT353-1				
74LVC1G86GV	-40 °C to +125 °C	SC-74A	plastic surface-mounted package; 5 leads	SOT753				
74LVC1G86GM	-40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 x 1.45 x 0.5 mm	SOT886				
74LVC1G86GF	-40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 x 1 x 0.5 mm	SOT891				
74LVC1G86GN	-40 °C to +125 °C	XSON6	extremely thin small outline package; no leads; 6 terminals; body 0.9 x 1.0 x 0.35 mm	SOT1115				
74LVC1G86GS	-40 °C to +125 °C	XSON6	extremely thin small outline package; no leads; 6 terminals; body 1.0 x 1.0 x 0.35 mm	SOT1202				
74LVC1G86GX	-40 °C to +125 °C	X2SON5	X2SON5: plastic thermal enhanced extremely thin small outline package; no leads; 5 terminals; body 0.8 x 0.8 x 0.35 mm	SOT1226				


### 4 Marking

### Table 2. Marking codes

Type number	Marking <sup>[1]</sup>
74LVC1G86GW	VH
74LVC1G86GV	V86
74LVC1G86GM	VH
74LVC1G86GF	VH
74LVC1G86GN	VH
74LVC1G86GS	VH
74LVC1G86GX	VH

[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.


## 5 Functional diagram



74LVC1G86	All information provided in this document is subject to legal disclaimers.	© Nexperia B.V. 2017. All rights reserved.
Product data sheet	Rev. 12 — 9 March 2017	

## 6 Pinning information

### 6.1 Pinning



### 6.2 Pin description

. ..

Table 3. Pin description	Description			
Symbol	Pin	Pin		
	TSSOP5 and X2SON5	TSSOP5 and X2SON5 XSON6		
В	1	1	data input	
A	2	2	data input	
GND	3	3	ground (0 V)	
Y	4	4	data output	
n.c.	-	5	not connected	
V <sub>CC</sub>	5	6	supply voltage	

## 7 Functional description

### Table 4. Function table <sup>[1]</sup>

Input	Output	
Α	В	Y
L	L	L
L	Н	Н
Н	L	Н
Н	Н	L

[1] H = HIGH voltage level;

L = LOW voltage level

### 8 Limiting values

#### Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Мах	Unit
V <sub>CC</sub>	supply voltage			-0.5	+6.5	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < 0 V		-50	-	mA
VI	input voltage		[1]	-0.5	+6.5	V
Ι <sub>ΟΚ</sub>	output clamping current	$V_{\rm O}$ > $V_{\rm CC}$ or $V_{\rm O}$ < 0 V		-	±50	mA
Vo	output voltage	Active mode	[1] [2]	-0.5	V <sub>CC</sub> + 0.5	V
		Power-down mode	[1] [2]	-0.5	+6.5	V
I <sub>O</sub>	output current	$V_{O}$ = 0 V to $V_{CC}$		-	±50	mA
I <sub>CC</sub>	supply current			-	+100	mA
I <sub>GND</sub>	ground current			-100	-	mA
P <sub>tot</sub>	total power dissipation	$T_{amb}$ = -40 °C to +125 °C	[3]	-	250	mW
T <sub>stg</sub>	storage temperature			-65	+150	°C

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] When  $V_{CC} = 0 V$  (Power-down mode), the output voltage can be 5.5 V in normal operation.

[3] For TSSOP5 and SC-74A packages: above 87.5 °C the value of P<sub>tot</sub> derates linearly with 4.0 mW/K. For XSON6 and X2SON5 packages: above 118 °C the value of P<sub>tot</sub> derates linearly with 7.8 mW/K.

2-input EXCLUSIVE-OR gate

### 9 Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V <sub>CC</sub>	supply voltage		1.65	-	5.5	V
VI	input voltage		0	-	5.5	V
Vo	output voltage	Active mode	0	-	V <sub>CC</sub>	V
		V <sub>CC</sub> = 0 V; Power-down mode	0	-	5.5	V
T <sub>amb</sub>	ambient temperature		-40	-	+125	°C
Δt/ΔV	input transition rise and fall rate	V <sub>CC</sub> = 1.65 V to 2.7 V	-	-	20	ns/V
		V <sub>CC</sub> = 2.7 V to 5.5 V	-	-	10	ns/V

#### Table 6. Recommended operating conditions

### **10 Static characteristics**

#### **Table 7. Static characteristics**

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to +125 °C		Unit
			Min	Тур <sup>[1]</sup>	Max	Min	Мах	
V <sub>IH</sub>	HIGH-level input	V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65V_{CC}$	-	-	0.65V <sub>CC</sub>	-	V
	voltage	$V_{CC}$ = 2.3 V to 2.7 V	1.7	-	-	1.7	-	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	2.0	-	-	2.0	-	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	0.7V <sub>CC</sub>	-	-	0.7V <sub>CC</sub>	-	V
V <sub>IL</sub>	LOW-level input	V <sub>CC</sub> = 1.65 V to 1.95 V	-	-	$0.35V_{CC}$	-	0.35V <sub>CC</sub>	V
	voltage	$V_{CC}$ = 2.3 V to 2.7 V	-	-	0.7	-	0.7	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	-	-	0.8	-	0.8	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	-	-	0.3V <sub>CC</sub>	-	0.3V <sub>CC</sub>	V
V <sub>OH</sub>	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}$						
	output voltage	$I_{O}$ = -100 µA; V <sub>CC</sub> = 1.65 V to 5.5 V	V <sub>CC</sub> - 0.1	-	-	V <sub>CC</sub> - 0.1	-	V
		I <sub>O</sub> = -4 mA; V <sub>CC</sub> = 1.65 V	1.2	-	-	0.95	-	V
		I <sub>O</sub> = -8 mA; V <sub>CC</sub> = 2.3 V	1.9	-	-	1.7	-	V
		I <sub>O</sub> = -12 mA; V <sub>CC</sub> = 2.7 V	2.2	-	-	1.9	-	V
		I <sub>O</sub> = -24 mA; V <sub>CC</sub> = 3.0 V	2.3	-	-	2.0	-	V
		$I_{\rm O}$ = -32 mA; $V_{\rm CC}$ = 4.5 V	3.8	-	-	3.4	-	V
V <sub>OL</sub>	LOW-level output	$V_{I} = V_{IH} \text{ or } V_{IL}$						
	voltage	$I_{O}$ = 100 µA; V <sub>CC</sub> = 1.65 V to 5.5 V	-	-	0.10	-	0.10	V
		I <sub>O</sub> = 4 mA; V <sub>CC</sub> = 1.65 V	-	-	0.45	-	0.70	V
		I <sub>O</sub> = 8 mA; V <sub>CC</sub> = 2.3 V	-	-	0.30	-	0.45	V
		I <sub>O</sub> = 12 mA; V <sub>CC</sub> = 2.7 V	-	-	0.40	-	0.60	V

74LVC1G86

### **Nexperia**

# 74LVC1G86

### 2-input EXCLUSIVE-OR gate

Symbol Parameter		Conditions	-40 °C to +85 °C			-40 °C to +125 °C		Unit
			Min	Тур <sup>[1]</sup>	Мах	Min	Мах	
		I <sub>O</sub> = 24 mA; V <sub>CC</sub> = 3.0 V	-	-	0.55	-	0.80	V
		I <sub>O</sub> = 32 mA; V <sub>CC</sub> = 4.5 V	-	-	0.55	-	0.80	V
lı	input leakage current	V <sub>I</sub> = 5.5 V or GND; V <sub>CC</sub> = 0 V to 5.5 V	-	±0.1	±1	-	±1	μA
I <sub>OFF</sub>	power-off leakage current	$V_{CC}$ = 0 V; V <sub>1</sub> or V <sub>0</sub> = 5.5 V	-	±0.1	±2	-	±2	μA
I <sub>CC</sub>	supply current	$V_{I}$ = 5.5 V or GND; $I_{O}$ = 0 A; $V_{CC}$ = 1.65 V to 5.5 V	-	0.1	4	-	4	μA
ΔI <sub>CC</sub>	additional supply current	per pin; $V_{CC}$ = 2.3 V to 5.5 V; V <sub>I</sub> = V <sub>CC</sub> - 0.6 V; I <sub>O</sub> = 0 A	-	5	500	-	500	μA
Cı	input capacitance	$V_{CC}$ = 3.3 V; $V_I$ = GND to $V_{CC}$	-	5	-	-	-	pF

[1] All typical values are measured at  $V_{CC}$  = 3.3 V and  $T_{amb}$  = 25 °C.

#### **Dynamic characteristics** 11

#### **Table 8. Dynamic characteristics**

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 9.

Symbol	ymbol Parameter Conditions		-40 °C to +85 °C			-40 °C to +125 °C		Unit
			Min	Тур <sup>[1]</sup>	Max	Min	Мах	
t <sub>pd</sub>	propagation delay	A, B to Y; see Figure 8 <sup>[2]</sup>						
		V <sub>CC</sub> = 1.65 V to 1.95 V	1.0	3.7	9.9	1.0	13.0	ns
		$V_{CC}$ = 2.3 V to 2.7 V	0.5	2.5	5.5	0.5	7.0	ns
		V <sub>CC</sub> = 2.7 V	0.5	2.8	5.8	0.5	7.5	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	0.5	2.3	5.0	0.5	6.5	ns
		$V_{CC}$ = 4.5 V to 5.5 V	0.5	1.9	4.0	0.5	5.5	ns
C <sub>PD</sub>	power dissipation capacitance	$V_{I} = GND$ to $V_{CC}$ <sup>[3]</sup>						
		V <sub>CC</sub> = 3.3 V	-	25	-	-	-	pF

All typical values are measured at nominal V<sub>CC</sub>. [1]

[2] [3]

 $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W).  $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:


f<sub>i</sub> = input frequency in MHz;  $f_o$  = output frequency in MHz;

 $C_L$  = output load capacitance in pF;

 $V_{CC}$  = supply voltage in V;

N = number of inputs switching;  $\Sigma(C_L \times V_{CC}^2 \times f_0)$  = sum of the outputs.

### 11.1 Waveforms and test circuit




 $V_{\text{OL}}$  and  $V_{\text{OH}}$  are typical output voltage levels that occur with the output.

Figure 8. The input A and B to output Y propagation delay times

#### Table 9. Measurement points

Supply voltage	Input	Output
V <sub>cc</sub>	V <sub>M</sub>	V <sub>M</sub>
1.65 V to 1.95 V	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>
2.3 V to 2.7 V	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>
2.7 V	1.5 V	1.5 V
3.0 V to 3.6 V	1.5 V	1.5 V
4.5 V to 5.5 V	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>

### 2-input EXCLUSIVE-OR gate



Test data is given in Table 10.

Definitions test circuit:

 $R_T$  = Termination resistance should be equal to output impedance  $Z_0$  of the pulse generator.

 $C_L$  = Load capacitance including jig and probe capacitance.

R<sub>L</sub> = Load resistance.

V<sub>EXT</sub> = External voltage for measuring switching times.

#### Figure 9. Test circuit for measuring switching times

#### Table 10. Test data

Supply voltage	Input		Load	V <sub>EXT</sub>	
V <sub>cc</sub>	VI	$\mathbf{t_r} = \mathbf{t_f}$	CL	RL	t <sub>PLH</sub> , t <sub>PHL</sub>
1.65 V to 1.95 V	V <sub>CC</sub>	≤ 2.0 ns	30 pF	1 kΩ	open
2.3 V to 2.7 V	V <sub>CC</sub>	≤ 2.0 ns	30 pF	500 Ω	open
2.7 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open
4.5 V to 5.5 V	V <sub>CC</sub>	≤ 2.5 ns	50 pF	500 Ω	open


74LVC1G86 2-input EXCLUSIVE-OR gate

# 12 Package outline

	: plast	tic thi	in shr	ink sr	nall o	utline	packa	age; 5	5 leads	s; boo	dy wid	Ith 1.2	5 mn	1			S	OT353
		Ţ				<b>•</b>			с	¥ ¥		E		X	) (M) A			
		-				4 - ⊕ w	T (M)				A <sub>1</sub>	detail	Lp X	(A <sub>3</sub> )	A A A A A A A A A A A A A A A A A A A			
IMENS	IONS (m	ım are	the orig	jinal din	0 L	s)	1.5 sca			3 mm	T		I			I		
DIMENS	IONS (m A max.	nm are i A <sub>1</sub>	the orig	jinal din A <sub>3</sub>	L	s) c			e	3 mm	HE	L	Lp	v	w	У	Z <sup>(1)</sup>	θ
	Α		-		nension		sca	le	<b>e</b> 0.65		H <sub>E</sub> 2.25 2.0	L 0.425	0.40	0.2	<b>w</b> 0.1	<b>y</b> 0.1	<b>Z<sup>(1)</sup></b> 0.60 0.15	θ 7° 0°
UNIT mm lote	<b>A</b> max. 1.1	<b>A<sub>1</sub></b> 0.1 0	<b>A</b> <sub>2</sub> 1.0 0.8	<b>A</b> 3 0.15	<b>b</b> p 0.30 0.15	<b>c</b> 0.25 0.08	sca D(1) 2.25 1.85	E <sup>(1)</sup> 1.35 1.15	0.65	e <sub>1</sub>	2.25		0.46	0.2			0.60	7°
UNIT mm lote . Plastic	A max. 1.1	<b>A<sub>1</sub></b> 0.1 0	<b>A</b> <sub>2</sub> 1.0 0.8	<b>A</b> 3 0.15	<b>b</b> p 0.30 0.15	<b>c</b> 0.25 0.08	<b>D</b> (1) 2.25 1.85	E <sup>(1)</sup> 1.35 1.15	0.65 cluded.	e <sub>1</sub>	2.25		0.46	0.3	0.1	0.1	0.60 0.15	7° 0°
UNIT mm Note I. Plastic	<b>A</b> max. 1.1	<b>A<sub>1</sub></b> 0.1 0	A2 1.0 0.8	<b>A</b> 3 0.15	<b>b</b> p 0.30 0.15	<b>c</b> 0.25 0.08	D(1) 2.25 1.85 side are REFEF	E(1) 1.35 1.15 e not inc	0.65 cluded.	e <sub>1</sub>	2.25		0.46	0.2	0.1 PEAN	0.1	0.60	7° 0°


74LVC1G86 Product data sheet

### 2-input EXCLUSIVE-OR gate




74LVC1G86 Product data sheet

### 2-input EXCLUSIVE-OR gate




74LVC1G86 Product data sheet

### 2-input EXCLUSIVE-OR gate




74LVC1G86 Product data sheet

### 2-input EXCLUSIVE-OR gate




74LVC1G86 Product data sheet

### 2-input EXCLUSIVE-OR gate



74LVC1G86 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 12 — 9 March 2017

### 2-input EXCLUSIVE-OR gate



# **13 Abbreviations**

Table 11. Abbreviations	
Acronym	Description
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
ММ	Machine Model
TTL	Transistor-Transistor Logic

### 14 Revision history

### Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74LVC1G86 v.12	20170309	Product data sheet	-	74LVC1G86 v.11
Modifications:	Nexperia.	data sheet has been redesig		
74LVC1G86 v.11	20161212	Product data sheet	-	74LVC1G86 v.10
Modifications:	• <u>Table 7</u> : The max	imum limits for leakage curre	nt and supply current h	ave changed.
74LVC1G86 v.10	20120702	Product data sheet	-	74LVC1G86 v.9
Modifications:	Added type numb	per 74LVC1G86GX (SOT1226	6)	1
74LVC1G86 v.9	20120305	Product data sheet	-	74LVC1G86 v.8
Modifications:	Package outline o	drawing of SOT886 (Figure 12	2) modified.	
74LVC1G86 v.8	20111201	Product data sheet	-	74LVC1G86 v.7
Modifications:	<ul> <li>Legal pages update</li> </ul>	ated.	·	
74LVC1G86 v.7	20100914	Product data sheet	-	74LVC1G86 v.6
74LVC1G86 v.6	20070718	Product data sheet	-	74LVC1G86 v.5
74LVC1G86 v.5	20060913	Product data sheet	-	74LVC1G86 v.4
74LVC1G86 v.4	20040908	Product specification	-	74LVC1G86 v.3
74LVC1G86 v.3	20021115	Product specification	-	74LVC1G86 v.2
74LVC1G86 v.2	20010406	Preliminary specification	-	74LVC1G86 v.1
74LVC1G86 v.1	20001222	Preliminary specification	-	-

# 15 Legal information

### 15.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

Please consult the most recently issued document before initiating or completing a design. [1]

The term 'short data sheet' is explained in section "Definitions".

[2] [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

### **15.2 Definitions**

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification - The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 15.3 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia

Right to make changes - Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use - Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale - Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer

No offer to sell or license - Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

74LVC1G86 **Product data sheet**  All information provided in this document is subject to legal disclaimers. Rev. 12 - 9 March 2017

# 74LVC1G86 2-input EXCLUSIVE-OR gate

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer

design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

### **15.4 Trademarks**

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### Nexperia

# 74LVC1G86

### 2-input EXCLUSIVE-OR gate

### Contents

1	General description	1
2	Features and benefits	
3	Ordering information	2
4	Marking	2
5	Functional diagram	2
6	Pinning information	
6.1	Pinning	
6.2	Pin description	
7	Functional description	4
8	Limiting values	4
9	Recommended operating conditions	5
10	Static characteristics	5
11	Dynamic characteristics	6
11.1	Waveforms and test circuit	7
12	Package outline	9
13	Abbreviations	
14	Revision history	16
15	Legal information	17

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© Nexperia B.V. 2017.

#### All rights reserved.

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com

Date of release: 9 March 2017 Document identifier: 74LVC1G86



单击下面可查看定价,库存,交付和生命周期等信息

>>Nexperia(安世)