Dual supply 8-bit serial-in/serial-out or parallel-out shift register; 3-state

Rev. 1 — 9 May 2017

Product data sheet

1 General description

The 74LVC8T595 is an 8-bit serial-in/serial or parallel-out shift register with a storage register and 3-state outputs. Both the shift and storage register have separate clocks. Data is shifted on the positive-going transitions of the SHCP input. The data in the shift register is transferred to the storage register on a positive-going transition of the STCP input. If both clocks are connected together, the shift register is always one clock pulse ahead of the storage register.

 $V_{CC(A)}$ and $V_{CC(B)}$ can be supplied at any voltage between 1.1 V and 5.5 V making the device suitable for translating between any of the voltage nodes (1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V and 5.0 V). Pins \overline{MR} , SHCP, STCP, \overline{OE} , DS and Q7S are referenced to $V_{CC(A)}$ and pins Qn are referenced to $V_{CC(B)}$.

The device is fully specified for partial power-down applications using I_{OFF} . The I_{OFF} circuitry disables the output, preventing any damaging backflow current through the device when it is powered down. In suspend mode when $V_{CC(A)}$ is at GND level, the Qn outputs are in the high-impedance OFF-state.

2 Features and benefits


- Wide supply voltage range:
 - V_{CC(A)}: 1.1 V to 5.5 V
 - V_{CC(B)}: 1.1 V to 5.5 V
- High noise immunity
- Complies with JEDEC standards:
 - JESD8-12A (1.1 V to 1.3 V)
 - JESD8-11A (1.4 V to 1.6 V)
 - JESD8-7 (1.65 V to 1.95 V)
 - JESD8-5 (2.3 V to 2.7 V)
 - JESD8C (3.0 V to 3.6 V)
 - JESD12-6 (4.5 V to 5.5 V)
- ESD protection:
 - HBM ANSI/ESDA/JEDEC JS-001 Class 3A exceeds 4000V
 CDM JESD22-C101E exceeds 1000 V
- Suspend mode
- Latch-up performance exceeds 100 mA per JESD 78 Class II
- ±24 mA output drive (V_{CC(A)} = V_{CC(B)} = 3.0 V)
- Inputs accept voltages up to 5.5 V
- I_{OFF} circuitry provides partial Power-down mode operation
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C

ne<mark>x</mark>peria


3 Ordering information


Table 1. Ordering	j information			
Type number	Package			
	Temperature range	Name	Description	Version
74LVC8T595PW	-40 °C to +125 °C	TSSOP20	plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1
74LVC8T595BQ	-40 °C to +125 °C	DHVQFN20	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 x 4.5 x 0.85 mm	SOT764-1

4 Functional diagram



Dual supply 8-bit serial-in/serial-out or parallel-out shift register; 3-state





74LVC8T595 Product data sheet

Dual supply 8-bit serial-in/serial-out or parallel-out shift register; 3-state

5 Pinning information

74LVC8T595 Vcc(B) VCC(A) terminal 1 index area 20 $\overline{}$ 74LVC8T595 2 (19 DS Q0 (18 ŌĒ Q1 3) 20 V_{CC(A)} V_{CC(B)} 1 (17 STCP Q2 4 Q0 2 19 DS 5) (16 SHCP Q3 Q1 3 18 OE $\overline{\mathsf{MR}}$ 17 STCP Q4 6) (15 Q2 4 16 SHCP Q3 5 Q5 7) (14 Q7S 15 MR Q4 6 Q6 8) (13 GND GND⁽¹⁾ Q5 7 14 Q7S Q7 9) (12 GND 13 GND Q6 8 Ē (2) 12 GND Q7 9 GND GND aaa-026287 11 GND GND 10 aaa-026286 Transparent top view (1) This is not a supply pin. The substrate is attached to this pad using conductive die attach material. There is no electrical or mechanical requirement to solder this pad. However, if it is soldered, the solder land should remain floating or be connected to GND. Figure 5. Pin configuration SOT360-1 (TSSOP20) Figure 6. Pin configuration SOT764-1 (DHVQFN20)

5.1 Pinning

5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
V _{CC(B)}	1	supply voltage B (Qn outputs)
Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7	2, 3, 4, 5, 6, 7, 8, 9	data output
GND	10, 11, 12, 13	ground (0 V)
Q7S	14	serial data output
MR	15	master reset input (active LOW)
SHCP	16	shift register clock input
STCP	17	storage register clock input
OE	18	output enable input (active LOW)
DS	19	serial data input
V _{CC(A)}	20	supply voltage A (\overline{MR} , SHCP, STCP, \overline{OE} , DS inputs and Q7S output)

74LVC8T595 Product data sheet All information provided in this document is subject to legal disclaimers.

Rev. 1 — 9 May 2017

Functional description 6

Table 3. Function	on table [[]	1]						
Supply voltage	Input					Outpu	t	Function
$V_{CC(A)}, V_{CC(B)}$	SHCP	STCP	OE	MR	DS	Q7S	Qn	
1.2 V to 5.5 V	Х	Х	L	L	Х	L	NC	a LOW-state on $\overline{\text{MR}}$ only affects the shift register
1.2 V to 5.5 V	Х	↑	L	L	Х	L	L	empty shift register loaded into storage register
1.2 V to 5.5 V	Х	Х	Н	L	Х	L	Z	shift register clear; parallel outputs in high- impedance OFF-state
1.2 V to 5.5 V	Î	x	L	Η	Η	Q6S	NC	logic HIGH-state shifted into shift register stage 0. Contents of all shift register stages shifted through, e.g. previous state of stage 6 (internal Q6S) appears on the serial output (Q7S).
1.2 V to 5.5 V	Х	1	L	Η	X	NC	QnS	contents of shift register stages (internal QnS) are transferred to the storage register and parallel output stages
1.2 V to 5.5 V	Î	Ť	L	Н	X	Q6S	QnS	contents of shift register shifted through; previous contents of the shift register is transferred to the storage register and the parallel output stages
GND ^[2]	Х	Х	Х	Х	Х	Х	Z	suspend mode

[1] H = HIGH voltage state;

L = LOW voltage state;

↑ = LOW-to-HIGH transition;

X = don't care;

NC = no change;

Z = high-impedance OFF-state.[2] When V_{CC(A)} is at GND level, the device goes into suspend mode.

Limiting values 7

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Мах	Unit
V _{CC(A)}	supply voltage A			-0.5	+6.5	V
V _{CC(B)}	supply voltage B			-0.5	+6.5	V
I _{IK}	input clamping current	V _I < 0 V		-50	-	mA
VI	input voltage		[1]	-0.5	+6.5	V
I _{OK}	output clamping current	V _O < 0 V		-50	-	mA
Vo	output voltage	Active mode	[1] [2] [3]	-0.5	V _{CCO} + 0.5	V
		Suspend or 3-state mode	[1]	-0.5	+6.5	V
I _O	output current	$V_{O} = 0 V$ to V_{CCO}	[2]	-	±50	mA
I _{CC}	supply current	I _{CC(A)} or I _{CC(B)}		-	100	mA
I _{GND}	ground current			-100	-	mA
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	total power dissipation	T _{amb} = -40 °C to +125 °C	[4]	-	500	mW

The minimum input voltage ratings and output voltage ratings may be exceeded if the input and output current ratings are observed. [1]

[2] [3] [4] V_{CCO} is the supply voltage associated with the output.

 V_{CCO} + 0.5 V should not exceed 6.5 V

For TSSOP20 package: above 60 °C the value of Ptot derates linearly with 5.5 mW/K.

For DHVQFN20 package: above 60 °C the value of Ptot derates linearly with 4.5 mW/K.

8 **Recommended operating conditions**

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Мах	Unit
V _{CC(A)}	supply voltage A		1.1	5.5	V
V _{CC(B)}	supply voltage B		1.1	5.5	V
VI	input voltage		0	5.5	V
Vo	output voltage	Active mode ^[1]	0	V _{CCO}	V
		Suspend or 3-state mode	0	5.5	V
T _{amb}	ambient temperature		-40	+125	°C
Δt/ΔV	input transition rise and fall rate	V _{CC(A)} = 1.1 V to 1.3 V	-	20	ns/V
		V _{CC(A)} = 1.4 V to 1.95 V	-	20	ns/V
		$V_{CC(A)} = 2.3 \text{ V to } 2.7 \text{ V}$	-	20	ns/V
		V _{CC(A)} = 3 V to 3.6 V	-	10	ns/V
		$V_{CC(A)}$ = 4.5 V to 5.5 V	-	5	ns/V

[1] V_{CCO} is the supply voltage associated with the output.

74LVC8T595 **Product data sheet**

9 Static characteristics

Table 6. Typical static characteristics at T_{amb} = 25 °C

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Тур	Мах	Unit
V _{OH}	-	$V_{I} = V_{IH} \text{ or } V_{IL}$					
	voltage	I _O = -3 mA; V _{CCO} = 1.2 V	[1]	-	1.09	-	V
V _{OL}	LOW-level output	$V_{I} = V_{IH} \text{ or } V_{IL}$					
	voltage	I _O = 3 mA; V _{CCO} = 1.2 V	[1]	-	0.07	-	V
l _l	input leakage current	\overline{MR} , SHCP, STCP, \overline{OE} and DS inputs; V _I = 0 V to 5.5 V; V _{CC(A)} = 1.1 V to 5.5 V		-	-	±1	μA
I _{OZ}	OFF-state output	Qn outputs; $V_0 = 0 V \text{ or } V_{CC(B)}$					
	current	V _{CC(B)} = 1.1 V to 5.5 V		-	-	±1	μA
		suspend mode; $V_{CC(A)}$ = 0 V; $V_{CC(B)}$ = 5.5 V		-	-	±1	μA
I _{OFF}	power-off leakage current	inputs, Q7S output; $V_I \text{ or } V_O = 0 \text{ V to } 5.5 \text{ V};$ $V_{CC(A)} = 0 \text{ V}; V_{CC(B)} = 1.1 \text{ V to } 5.5 \text{ V}$	[1]	-	-	±1	μA
		Qn outputs; V _I or V _O = 0 V to 5.5 V; V _{CC(B)} = 0 V; V _{CC(A)} = 1.1 V to 5.5 V		-	-	±1	μA
CI	input capacitance	\overline{MR} , SHCP, STCP, \overline{OE} and DS inputs; V _I = 0 V or 3.3 V; V _{CC(A)} = V _{CC(B)} = 3.3 V		-	3	-	pF

[1] V_{CCO} is the supply voltage associated with the output.

Dual supply 8-bit serial-in/serial-out or parallel-out shift register; 3-state

Table 7. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40 °C to	+85 °C	-40 °C to	+125 °C	Unit
			Min	Max	Min	Max	
V _{IH}	HIGH-level	V _{CC(A)} = 1.1 V to 1.3 V	0.65V _{CC(A)}	-	0.65V _{CC(A)}	-	V
	input voltage	V _{CC(A)} = 1.4 V to 1.6 V	0.65V _{CC(A)}	-	0.65V _{CC(A)}	-	V
		V _{CC(A)} = 1.65 V to 1.95 V	0.65V _{CC(A)}	-	0.65V _{CC(A)}	-	V
		V _{CC(A)} = 2.3 V to 2.7 V	1.7	-	1.7	-	V
		V _{CC(A)} = 3.0 V to 3.6 V	2.0	-	2.0	-	V
		V _{CC(A)} = 4.5 V to 5.5 V	0.7V _{CC(A)}	-	0.7V _{CC(A)}	-	V
V _{IL}	LOW-level	V _{CC(A)} = 1.1 V to 1.3 V	-	0.35V _{CC(A)}	-	0.35V _{CC(A)}	V
	input voltage	V _{CC(A)} = 1.4 V to 1.6 V	-	0.35V _{CC(A)}	-	0.35V _{CC(A)}	V
		V _{CC(A)} = 1.65 V to 1.95 V	-	0.35V _{CC(A)}	-	0.35V _{CC(A)}	V
		V _{CC(A)} = 2.3 V to 2.7 V	-	0.7	-	0.7	V
		V _{CC(A)} = 3.0 V to 3.6 V	-	0.8	-	0.8	V
		V _{CC(A)} = 4.5 V to 5.5 V	-	0.3V _{CC(A)}	-	0.3V _{CC(A)}	V
V _{OH}	HIGH-level	$V_{I} = V_{IH} $ ^[1]					
	output voltage	I _O = -100 μA; V _{CCO} = 1.1 V to 4.5 V	V _{CCO} - 0.1	-	V _{CCO} - 0.1	-	V
		I _O = -2 mA; V _{CCO} = 1.1 V	0.825	-	0.825	-	V
		I _O = -6 mA; V _{CCO} = 1.4 V	1.0	-	1.0	-	V
		I _O = -8 mA; V _{CCO} = 1.65 V	1.2	-	1.2	-	V
		I _O = -12 mA; V _{CCO} = 2.3 V	1.9	-	1.9	-	V
		$I_{\rm O}$ = -24 mA; $V_{\rm CCO}$ = 3.0 V	2.4	-	2.4	-	V
		$I_{\rm O}$ = -24 mA; $V_{\rm CCO}$ = 4.5 V	3.85	-	3.85	-	V
		$I_{\rm O}$ = -32 mA; $V_{\rm CCO}$ = 4.5 V	3.8	-	3.8	-	V
V _{OL}	LOW-level	$V_{I} = V_{IL} $ ^[1]					
	output voltage	I _O = 100 μA; V _{CCO} = 1.1 V to 4.5 V	-	0.1	-	0.1	V
		I _O = 2 mA; V _{CCO} = 1.1 V	-	0.275	-	0.275	V
		I _O = 6 mA; V _{CCO} = 1.4 V	-	0.3	-	0.3	V
		I _O = 8 mA; V _{CCO} = 1.65 V	-	0.45	-	0.45	V
		I _O = 12 mA; V _{CCO} = 2.3 V	-	0.3	-	0.3	V
		I _O = 24 mA; V _{CCO} = 3.0 V	-	0.55	-	0.55	V
		I _O = 24 mA; V _{CCO} = 4.5 V	-	0.50	-	0.50	V
		I _O = 32 mA; V _{CCO} = 4.5 V	_	0.55	-	0.55	V

Nexperia

Dual supply 8-bit serial-in/serial-out or parallel-out shift register; 3-state

Symbol	Parameter	Conditions	-40 °C t	o +85 °C	-40 °C to	+125 °C	Unit
			Min	Мах	Min	Max	
lı	input leakage current	V _I = 0 V to 5.5 V; V _{CC(A)} = 1.1 V to 5.5 V	-	±2	-	±10	μA
I _{OZ}	OFF-state	Qn outputs; V_{O} = 0 V or $V_{CC(B)}$					
	output current	$V_{CC(B)}$ = 1.1 V to 5.5 V	-	±2	-	±10	μA
		suspend mode; $V_{CC(A)} = 0 V; V_{CC(B)} = 5.5 V$	-	±2	-	±10	μA
I _{OFF}	power-off leakage current	inputs, Q7S output; $V_I \text{ or } V_O = 0 \text{ V to } 5.5 \text{ V};$ $V_{CC(A)} = 0 \text{ V};$ $V_{CC(B)} = 1.1 \text{ V to } 5.5 \text{ V}$	-	±2	-	±10	μΑ
		Qn outputs; $V_{I} \text{ or } V_{O} = 0 \text{ V to } 5.5 \text{ V};$ $V_{CC(B)} = 0 \text{ V};$ $V_{CC(A)} = 1.1 \text{ V to } 5.5 \text{ V}$	-	±2	-	±10	μA
I _{CC}	supply current	$V_{CC(A)}$ domain; V _I = 0 V or V _{CC(A)} ; I _O = 0 A					
		$V_{CC(A)}$, $V_{CC(B)}$ = 1.1 V to 5.5 V	-	2	-	5	μA
		$V_{CC(A)}$ = 5.5 V; $V_{CC(B)}$ = 0 V	-	2	-	5	μA
		V _{CC(A)} = 0 V; V _{CC(B)} = 5.5 V	-1	-	-2	-	μA
		$V_{CC(B)}$ domain; V _I = 0 V or V _{CC(A)} ; I _O = 0 A					
		$V_{CC(A)}$, $V_{CC(B)}$ = 1.1 V to 5.5 V	-	9	-	24	μA
		$V_{CC(B)}$ = 5.5 V; $V_{CC(A)}$ = 0 V	-	9	-	24	μA
		V _{CC(B)} = 0 V; V _{CC(A)} = 5.5 V	-1	-	-2	-	μA
ΔI _{CC}	additional supply current	per input; $V_{CC(A)}$, $V_{CC(B)}$ = 3.0 V to 5.5 V					
		$\label{eq:mr} \begin{array}{l} \overline{\text{MR}}, \mbox{ SHCP}, \mbox{ STCP}, \overline{\text{OE}} \mbox{ inputs}; \\ \mbox{ one input at } V_{\text{CC}(\text{A})} \mbox{ - } 0.6 \mbox{ V}; \\ \mbox{ DS input at } V_{\text{CC}(\text{A})} \mbox{ or GND}; \\ \mbox{ Qn = open} \end{array}$	-	50	-	75	μA
		DS input at V _{CC(A)} - 0.6 V; Qn = open	-	50	-	75	μA

[1] V_{CCO} is the supply voltage associated with the output.

10 Dynamic characteristics

Table 8. Typical power dissipation capacitance at $V_{CC(A)} = V_{CC(B)}$ and $T_{amb} = 25 \ ^{\circ}C^{[1][2]}$

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	$V_{CC(A)}$ and $V_{CC(B)}$								
			1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	5.0 V			
C _{PD}	power dissipation	inputs	31	31	32	33	36	43	pF		
	capacitance	outputs	105	104	103	101	99	98	pF		

[1] C_{PD} is used to determine the dynamic power dissipation (P_D in µW).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

 f_o = output frequency in MHz;

 C_L = load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;

$$\begin{split} & \Sigma(C_L \times V_{CC}^2 \times f_0) = \text{sum of the outputs.} \\ & [2] \quad f_i = 10 \text{ MHz; } V_I = \text{GND to } V_{CC}; \ t_r = t_f = 1 \text{ ns; } C_L = 0 \text{ pF; } R_L = \infty \ \Omega. \end{split}$$

Table 9. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 13; for waveforms see Figure 7 up to Figure 12.

Symbol	Parameter	Conditions					V _{CC(A)}					Unit
			1.2	V ± 0.	1 V	1.5	V ± 0.	1 V	1.8	V ± 0.′	15 V	
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
$T_{amb} = +2$	25 °C; V _{CC(B)} = 1.1 V to	5.5V										
t _{pd}	propagation delay	SHCP to Q7S ^[1]	5.8	21.3	38.9	4.5	14.2	20.9	3.7	10.9	16.7	ns
t _{PHL}	HIGH to LOW propagation delay	MR to Q7S	5.9	22.7	42.1	4.5	14.8	18.9	3.7	11.2	14.7	ns
t _W	pulse width	SHCP, STCP HIGH or LOW	6.9	1.9	-	3.5	1.4	-	2.6	1.1	-	ns
		MR LOW	12.4	3.5	-	5.6	2.1	-	3.9	1.5	-	ns
t _{su}	set-up time	DS to SHCP	3.0	1.1	-	2.6	0.5	-	2.3	0.3	-	ns
		MR to STCP	15.5	7.2	-	7.9	4.0	-	5.5	2.8	-	ns
		SHCP to STCP	13.5	5.4	-	6.5	3.0	-	4.9	2.1	-	ns
t _h	hold time	DS to SHCP	3.0	±0.4	-	2.0	±0.2	-	1.5	±0.1	-	ns
t _{rec}	recovery time	MR to SHCP	2.0	-0.4	-	1.5	-0.2	-	1.3	-0.2	-	ns
f _{max}	maximum frequency	SHCP	45	73	-	75	99	-	90	120	-	MHz

[1] t_{pd} is the same as t_{PHL} , t_{PLH} .

Dual supply 8-bit serial-in/serial-out or parallel-out shift register; 3-state

Table 10. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 13; for waveforms see Figure 7 up to Figure 12.

Symbol	Parameter	Conditions					V _{CC(A)}			-		Unit
			2.5	V ± 0.	2 V	3.3	V ± 0.	3 V	5.0 V ± 0.5 V		5 V	
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
$T_{amb} = +2$	25 °C; V _{CC(B)} = 1.1 V to	5.5V				1	1	1				_
t _{pd}	propagation delay	SHCP to Q7S ^[1]	2.7	7.3	11.5	2.3	5.6	9.1	1.9	4.1	6.6	ns
t _{PHL}	HIGH to LOW propagation delay	MR to Q7S	2.9	7.4	10.0	2.4	5.7	7.9	2.1	4.4	6.1	ns
t _W	pulse width	SHCP, STCP HIGH or LOW	1.6	0.7	-	1.4	0.6	-	1.0	0.5	-	ns
		MR LOW	2.5	1.0	-	1.6	0.8	-	1.4	0.6	-	ns
t _{su}	set-up time	DS to SHCP	1.9	0.2	-	1.5	0.1	-	1.1	0.1	-	ns
		MR to STCP	3.2	1.7	-	2.4	1.3	-	2.2	1.1	-	ns
		SHCP to STCP	2.8	1.2	-	1.9	0.9	-	1.4	0.6	-	ns
t _h	hold time	DS to SHCP	1.5	±0.1	-	1.0	±0.1	-	1.0	±0.1	-	ns
t _{rec}	recovery time	MR to SHCP	1.0	-0.1	-	1.0	-0.1	-	1.0	-0.1	-	ns
f _{max}	maximum frequency	SHCP	135	160	-	175	194	-	195	250	-	MHz

[1] t_{pd} is the same as t_{PHL} , t_{PLH} .

Table 11. Dynamic characteristics for temperature +25 °C ^[1]

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 13; for waveforms see Figure 7 up to Figure 12.

Symbol	Parameter	Conditions					V _{CC(B)}					Unit
			1.2 V ± 0.1 V		1.5 V ± 0.1 V			1.8 V ± 0.15 V				
			Min	Тур	Мах	Min	Тур	Max	Min	Тур	Max	
$V_{CC(A)} = 1$.2 V ± 0.1 V											
t _{pd}	propagation delay	STCP to Qn	6.2	23.7	46.4	5.3	19.1	35.4	4.8	16.9	31.6	ns
t _{dis}	disable time	OE to Qn	3.6	12.7	25.1	3.0	9.7	15.6	3.1	9.0	14.4	ns
t _{en}	enable time	OE to Qn	5.8	20.9	40.0	4.6	15.1	26.2	3.9	12.6	21.7	ns
f _{max}	maximum frequency	STCP	35	69	-	45	88	-	45	110	-	MHz
t _{sk(o)}	output skew time	Q0 to Q7 ^[2]	-	-	3.0	-	-	2.3	-	-	1.9	ns

74LVC8T595

Dual supply 8-bit serial-in/serial-out or parallel-out shift register; 3-state

Symbol	Parameter	Conditions					V _{CC(B)}					Unit
			1.2	V ± 0.	1 V	1.5	V ± 0.	1 V	1.8	V ± 0.1	15 V	
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
$V_{CC(A)} = 1$	1.5 V ± 0.1 V									,	,	
t _{pd}	propagation delay	STCP to Qn	5.7	20.2	32.1	4.9	15.5	23.3	4.3	13.3	20.0	ns
t _{dis}	disable time	OE to Qn	3.4	11.4	20.1	2.8	8.3	13.2	2.8	7.6	11.7	ns
t _{en}	enable time	OE to Qn	5.5	19.9	38.7	4.2	13.9	24.1	3.6	11.3	19.3	ns
f _{max}	maximum frequency	STCP	45	73	-	70	95	-	90	120	-	MHz
t _{sk(o)}	output skew time	Q0 to Q7 ^[2]	-	-	2.7	-	-	2.0	-	-	1.7	ns
$V_{CC(A)} = 1$	1.8 V ± 0.15 V				1		1					
t _{pd}	propagation delay	STCP to Qn	5.4	18.7	30.3	4.5	14.0	21.4	4	11.8	18.3	ns
t _{dis}	disable time	OE to Qn	3.2	10.8	19.4	2.6	7.8	12.6	2.6	7.0	11.0	ns
t _{en}	enable time	OE to Qn	5.4	19.4	38.1	4.1	13.4	23.7	3.5	10.7	18.7	ns
f _{max}	maximum frequency	STCP	45	75	-	70	98	-	90	125	-	MHz
t _{sk(o)}	output skew time	Q0 to Q7 ^[2]	-	-	2.7	-	-	2.0	-	-	1.6	ns
$V_{CC(A)} = 2$	2.5 V ± 0.2 V				1		1		1			
t _{pd}	propagation delay	STCP to Qn	5.1	17.3	28.3	4.2	12.6	19.5	3.6	10.4	16.3	ns
t _{dis}	disable time	OE to Qn	3.0	10.3	18.8	2.4	7.2	11.9	2.4	6.4	10.3	ns
t _{en}	enable time	OE to Qn	5.3	18.9	37.7	4.1	13.0	23.3	3.4	10.2	18.1	ns
f _{max}	maximum frequency	STCP	45	76	-	70	100	-	90	128	-	MHz
t _{sk(o)}	output skew time	Q0 to Q7 ^[2]	-	-	2.6	-	-	2.0	-	-	1.6	ns
$V_{CC(A)} = 3$	3.3 V ± 0.3 V				1	1	1		1			
t _{pd}	propagation delay	STCP to Qn	4.9	16.7	27.6	4.0	12.0	18.7	3.4	9.8	15.4	ns
t _{dis}	disable time	OE to Qn	3.0	10.0	18.4	2.3	6.9	11.4	2.3	6.1	10.0	ns
t _{en}	enable time	OE to Qn	5.3	18.8	37.6	4.1	12.9	23.0	3.4	10.1	18.0	ns
f _{max}	maximum frequency	STCP	45	76	-	70	101	-	90	130	-	MHz
t _{sk(o)}	output skew time	Q0 to Q7 ^[2]	-	-	2.6	-	-	2.0	-	-	1.6	ns
$V_{CC(A)} = 5$	5.0 V ± 0.5 V				1	1	1	1	1			
t _{pd}	propagation delay	STCP to Qn	4.8	16.1	27.5	3.9	11.4	18.0	3.3	9.2	14.8	ns
t _{dis}	disable time	OE to Qn	2.8	9.6	19.4	2.2	6.6	11.3	2.3	5.9	9.6	ns
t _{en}	enable time	OE to Qn	5.4	18.7	38.3	4.1	12.8	23.1	3.4	10.1	18.3	ns
f _{max}	maximum frequency	STCP	45	77	-	70	102	-	90	132	-	MHz
t _{sk(o)}	output skew time	Q0 to Q7 ^[2]	-	-	2.7	-	-	2.0	-	-	1.6	ns

[1]

 t_{pd} is the same as t_{PLH} and t_{PHL} ; t_{dis} is the same as t_{PLZ} and t_{PHZ} ; t_{en} is the same as t_{PZL} and t_{PZH} . Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design. [2]

74LVC8T595 **Product data sheet** © Nexperia B.V. 2017. All rights reserved.

74LVC8T595

Dual supply 8-bit serial-in/serial-out or parallel-out shift register; 3-state

Table 12. Dynamic characteristics for temperature +25 °C ^[1]

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 13; for waveforms see Figure 7 up to Figure 12.

Symbol	Parameter	Conditions					V _{CC(B)}					Unit
			2.5	V ± 0.	2 V	3.3	V ± 0.	3 V	5.0	V ± 0.	5 V	
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
$V_{CC(A)} = 1$.2 V ± 0.1 V											
t _{pd}	propagation delay	STCP to Qn	4.2	14.5	27.9	3.8	13.4	26.3	3.5	12.4	24.9	ns
t _{dis}	disable time	OE to Qn	2.6	7.4	12.0	2.9	7.7	12.4	2.4	6.6	11.3	ns
t _{en}	enable time	OE to Qn	3.3	10.1	16.8	2.9	9.2	15.8	2.7	8.9	15.9	ns
f _{max}	maximum frequency	STCP	45	131	-	45	139	-	45	144	-	MHz
t _{sk(o)}	output skew time	Q0 to Q7 ^{[2}] _	-	1.4	-	-	1.2	-	-	1.0	ns
$V_{CC(A)} = 1$.5 V ± 0.1 V											
t _{pd}	propagation delay	STCP to Qn	3.7	10.9	16.2	3.3	9.7	14.5	3.0	8.7	13.0	ns
t _{dis}	disable time	OE to Qn	2.2	6.0	9.2	2.6	6.2	9.4	2.1	5.0	8.1	ns
t _{en}	enable time	OE to Qn	2.9	8.6	14.1	2.6	7.5	12.1	2.4	6.7	10.6	ns
f _{max}	maximum frequency	STCP	130	144	-	130	187	-	130	224	-	MHz
t _{sk(o)}	output skew time	Q0 to Q7 ^{[2}	l _	-	1.2	-	-	1.0	-	-	0.7	ns
$V_{CC(A)} = 1$.8 V ± 0.15 V											
t _{pd}	propagation delay	STCP to Qn	3.4	9.4	14.4	3.0	8.2	12.6	2.7	7.2	10.9	ns
t _{dis}	disable time	OE to Qn	2.0	5.3	8.3	2.4	5.5	8.5	1.9	4.3	7.2	ns
t _{en}	enable time	OE to Qn	2.7	8.0	13.3	2.4	6.7	11.1	2.2	5.8	9.4	ns
f _{max}	maximum frequency	STCP	130	151	-	165	197	-	205	237	-	MHz
t _{sk(o)}	output skew time	Q0 to Q7 ^{[2}	-	-	1.2	-	-	0.9	-	-	0.7	ns
$V_{CC(A)} = 2$	5 V ± 0.2 V											
t _{pd}	propagation delay	STCP to Qn	3.0	7.9	12.4	2.6	6.7	10.5	2.3	5.7	8.8	ns
t _{dis}	disable time	OE to Qn	1.9	4.6	7.5	2.2	4.8	7.5	1.7	3.5	6.0	ns
t _{en}	enable time	OE to Qn	2.7	7.4	12.6	2.3	6.0	10.2	2.0	4.9	8.2	ns
f _{max}	maximum frequency	STCP	130	156	-	165	210	-	215	252	-	MHz
t _{sk(o)}	output skew time	Q0 to Q7 ^{[2}	-	-	1.2	-	-	0.9	-	-	0.7	ns
$V_{CC(A)} = 3$.3 V ± 0.3 V											
t _{pd}	propagation delay	STCP to Qn	2.8	7.3	11.5	2.4	6.1	9.6	2.1	5.0	7.9	ns
t _{dis}	disable time	OE to Qn	1.8	4.4	7.1	2.1	4.5	7.1	1.6	3.2	5.5	ns
t _{en}	enable time	OE to Qn	2.6	7.2	12.3	2.3	5.8	10.0	2.0	4.6	7.8	ns
f _{max}	maximum frequency	STCP	130	159	-	165	213	-	215	255	-	MHz
t _{sk(o)}	output skew time	Q0 to Q7 [2	-	-	1.2	-	-	0.9	-	-	0.7	ns

74LVC8T595 Product data sheet © Nexperia B.V. 2017. All rights reserved.

data sheet

74LVC8T595

Dual supply 8-bit serial-in/serial-out or parallel-out shift register; 3-state

Symbol	Parameter	Conditions					V _{CC(B)}					Unit
			2.5	V ± 0.	2 V	3.3	V ± 0.	3 V	5.0	V ± 0.	5 V	
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
$V_{CC(A)} = 5$	5.0 V ± 0.5 V											
t _{pd}	propagation delay	STCP to Qn	2.7	6.8	10.9	2.3	5.5	8.9	1.8	4.4	7.2	ns
t _{dis}	disable time	OE to Qn	1.7	4.1	6.8	2.0	4.3	6.7	1.4	2.9	5.1	ns
t _{en}	enable time	OE to Qn	2.7	7.2	12.4	2.3	5.8	10.0	2.0	4.6	7.7	ns
f _{max}	maximum frequency	STCP	130	159	-	165	213	-	215	254	-	MHz
t _{sk(o)}	output skew time	Q0 to Q7 ^[2]	-	-	1.1	-	-	0.9	-	-	0.7	ns

[1]

 t_{pd} is the same as t_{PLH} and t_{PHL} ; t_{dis} is the same as t_{PLZ} and t_{PHZ} ; t_{en} is the same as t_{PZL} and t_{PZH} . Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design. [2]

Table 13. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 13; for waveforms see Figure 7 up to Figure 12.

Symbol	Parameter	Conditions						Vc	C(A)						Unit
			1.2 V :	± 0.1 V	1.5 V :	± 0.1 V	1.8 V ±	: 0.15 V	2.5 V :	± 0.2 V	3.3 V :	± 0.3 V	5.0 V :	± 0.5 V	
			Min	Max	Min	Мах	Min	Max	Min	Мах	Min	Max	Min	Max	
T _{amb} = -4	0 °C to +85 °C; V _{CC(B)}	= 1.1 V to 5.5V		1	<u>I</u>		-		1		,	1	1		
t _{pd}	propagation delay	SHCP to Q7S ^[1]	3.4	42.1	2.7	22.1	2.1	17.7	1.5	12.4	1.3	9.8	1.0	7.2	ns
t _{PHL}	HIGH to LOW propagation delay	MR to Q7S	3.6	43.6	2.7	20.2	2.2	16.0	1.7	11.0	1.4	8.7	1.3	6.6	ns
tw	pulse width	SHCP, STCP HIGH or LOW	7.8	-	4.8	-	3.3	-	2.0	-	1.7	-	1.3	-	ns
		MR LOW	12.8	-	6.2	-	4.4	-	2.8	-	2.3	-	1.4	-	ns
t _{su}	set-up time	DS to SHCP	4.5	-	3.0	-	2.6	-	2.3	-	1.9	-	1.5	-	ns
		MR to STCP	16.5	-	9.1	-	6.1	-	3.6	-	2.9	-	2.3	-	ns
		SHCP to STCP	13.5	-	7.7	-	5.4	-	3.2	-	2.3	-	1.8	-	ns
t _h	hold time	DS to SHCP	3.0	-	2.0	-	1.5	-	1.5	-	1.0	-	1.0	-	ns
t _{rec}	recovery time	MR to SHCP	2.2	-	1.7	-	1.5	-	1.2	-	1.2	-	1.2	-	ns
f _{max}	maximum frequency	SHCP	40	-	70	-	90	-	130	-	160	-	175	-	MHz

Dual supply 8-bit serial-in/serial-out or parallel-out shift register; 3-state

														-	
Symbol	Parameter	Conditions						Vc	C(A)						Unit
			1.2 V :	± 0.1 V	1.5 V :	± 0.1 V	1.8 V ±	: 0.15 V	2.5 V :	± 0.2 V	3.3 V	± 0.3 V	5.0 V :	± 0.5 V	
			Min	Мах	Min	Max	Min	Мах	Min	Мах	Min	Мах	Min	Max	
T _{amb} = -40	0 °C to +125 °C; V _{CC(E}	₃₎ = 1.1 V to 5.5V		1		1	1	1	1	1		1	1		
t _{pd}	propagation delay	SHCP to Q7S ^[1]	3.4	42.1	2.7	22.7	2.1	18.3	1.5	12.9	1.3	10.3	1.0	7.6	ns
t _{PHL}	HIGH to LOW propagation delay	MR to Q7S	3.6	44.3	2.7	21.0	2.2	16.7	1.7	11.5	1.4	9.1	1.3	7.0	ns
t _W	pulse width	SHCP, STCP HIGH or LOW	8.4	-	5.3	-	3.8	-	2.5	-	1.9	-	1.4	-	ns
		MR LOW	13.3	-	6.9	-	5.2	-	3.1	-	2.4	-	1.6	-	ns
t _{su}	set-up time	DS to SHCP	4.5	-	3.0	-	2.6	-	2.3	-	1.9	-	1.5	-	ns
		MR to STCP	16.5	-	9.5	-	6.8	-	4.2	-	3.1	-	2.4	-	ns
		SHCP to STCP	14.2	-	8.0	-	6.2	-	3.6	-	2.3	-	1.8	-	ns
t _h	hold time	DS to SHCP	3.5	-	2.5	-	2.0	-	2.0	-	1.5	-	1.2	-	ns
t _{rec}	recovery time	MR to SHCP	2.4	-	1.9	-	1.7	-	1.4	-	1.4	-	1.4	-	ns
f _{max}	maximum frequency	SHCP	40	-	70	-	85	-	120	-	150	-	170	-	MHz

[1] t_{pd} is the same as t_{PHL} , t_{PLH} .

Table 14. Dynamic characteristics for temperature range -40 °C to +85 °C ^[1]

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 13; for waveforms see Figure 7 up to Figure 12.

Symbol	Parameter	Conditions						Vc	С(В)						Unit
			1.2 V	± 0.1 V	1.5 V :	± 0.1 V	1.8 V ±	: 0.15 V	2.5 V :	± 0.2 V	3.3 V :	± 0.3 V	5.0 V :	± 0.5 V	
			Min	Мах	Min	Max	Min	Max	Min	Мах	Min	Мах	Min	Мах	
V _{CC(A)} = 1	.2 V ± 0.1 V	<u>.</u>		1	1	<u> </u>	1	1	1	1	1	1	1	1	
t _{pd}	propagation delay	STCP to Qn	3.8	48.3	3.2	36.7	2.8	33.0	2.4	29.2	2.2	27.7	2.0	26.0	ns
t _{dis}	disable time	OE to Qn	2.1	26.6	1.8	17.2	1.8	15.8	1.5	13.1	1.8	13.4	1.4	12.3	ns
t _{en}	enable time	OE to Qn	3.5	42.1	2.7	27.0	2.2	22.6	1.9	18.0	1.7	17.0	1.6	17.2	ns
f _{max}	maximum frequency	STCP	30	-	40	-	40	-	40	-	40	-	40	-	MHz
t _{sk(o)}	output skew time	Q0 to Q7 ^[2]	-	3.5	-	2.5	-	2.0	-	1.5	-	1.2	-	1.0	ns
V _{CC(A)} = 1	.5 V ± 0.1 V		-	1	1	<u> </u>	1		1	1	1	1	1	1	
t _{pd}	propagation delay	STCP to Qn	3.5	34.2	2.9	25.6	2.5	22.4	2.1	18.5	1.9	16.8	1.7	15.1	ns
t _{dis}	disable time	OE to Qn	2.0	21.6	1.7	14.8	1.7	13.1	1.3	10.3	1.6	10.4	1.3	9.0	ns
t _{en}	enable time	OE to Qn	3.3	38.9	2.6	25.0	2.1	20.3	1.7	15.1	1.5	13.2	1.4	11.7	ns
f _{max}	maximum frequency	STCP	40	-	65	-	80	-	105	-	105	-	105	-	MHz
t _{sk(o)}	output skew time	Q0 to Q7 ^[2]	-	3.1	-	2.2	-	1.8	-	1.3	-	1.0	-	0.8	ns
V _{CC(A)} = 1	.8 V ± 0.15 V			1		1	1				1		1	1	
t _{pd}	propagation delay	STCP to Qn	3.3	31.8	2.7	23.4	2.3	20.4	1.9	16.4	1.7	14.5	1.5	12.8	ns
t _{dis}	disable time	OE to Qn	1.9	20.9	1.5	14.2	1.6	12.4	1.2	9.4	1.4	9.4	1.1	8.0	ns
t _{en}	enable time	OE to Qn	3.3	38.6	2.4	24.5	2.0	19.7	1.6	14.4	1.4	12.1	1.3	10.5	ns
f _{max}	maximum frequency	STCP	40	-	65	-	80	-	120	-	145	-	155	-	MHz
t _{sk(o)}	output skew time	Q0 to Q7 ^[2]	-	3.1	-	2.2	-	1.8	-	1.2	-	1.0	-	0.8	ns

Dual supply 8-bit serial-in/serial-out or parallel-out shift register; 3-state

														-	
Parameter	Conditions							Vc	С(В)						Unit
			1.2 V :	± 0.1 V	1.5 V :	± 0.1 V	1.8 V ±	: 0.15 V	2.5 V :	± 0.2 V	3.3 V :	± 0.3 V	5.0 V :	± 0.5 V	
			Min	Max	Min	Max	Min	Max	Min	Мах	Min	Мах	Min	Мах	
.5 V ± 0.2 V	1			1	1	1	1		1		1		1	1	
propagation delay	STCP to Qn		3.1	29.6	2.5	21.2	2.1	18.1	1.7	14.0	1.5	12.1	1.3	10.2	ns
disable time	OE to Qn		1.8	20.2	1.4	13.2	1.4	11.6	1.1	8.5	1.3	8.3	1.0	6.6	ns
enable time	OE to Qn		3.2	37.7	2.4	24.0	2.0	19.1	1.5	13.5	1.3	11.1	1.2	9.0	ns
maximum frequency	STCP		40	-	65	-	80	-	120	-	145	-	180	-	MHz
output skew time	Q0 to Q7	[2]	-	3.1	-	2.2	-	1.8	-	1.2	-	1.0	-	0.7	ns
.3 V ± 0.3 V				1								-		_	
propagation delay	STCP to Qn		3.0	29.1	2.4	20.3	2.0	17.2	1.6	13.0	1.4	11.0	1.2	9.1	ns
disable time	OE to Qn		1.7	19.7	1.3	13.0	1.4	11.2	1.0	8.1	1.3	7.9	0.9	6.0	ns
enable time	OE to Qn		3.2	38.1	2.4	23.7	2.0	19.0	1.5	13.3	1.3	10.7	1.2	8.5	ns
maximum frequency	STCP		40	-	65	-	80	-	120	-	145	-	190	-	MHz
output skew time	Q0 to Q7	[2]	-	3.0	-	2.2	-	1.8	-	1.2	-	1.0	-	0.7	ns
.0 V ± 0.5 V				1		1	1		1	1		1	1	-	
propagation delay	STCP to Qn		2.9	29.1	2.3	19.6	1.9	16.3	1.5	12.2	1.3	10.2	1.1	8.2	ns
disable time	OE to Qn		1.6	20.6	1.3	12.6	1.3	10.9	0.9	7.7	1.2	7.5	0.8	5.6	ns
enable time	OE to Qn		3.3	38.9	2.5	23.8	2.0	19.1	1.6	13.3	1.4	10.6	1.2	8.3	ns
maximum frequency	STCP		40	-	65	-	80	-	120	-	145	-	190	-	MHz
output skew time	Q0 to Q7	[2]	-	3.0	-	2.2	-	1.7	-	1.2	-	0.9	-	0.7	ns
	.5 $\vee \pm 0.2 \vee$ propagation delay disable time enable time maximum frequency output skew time .3 $\vee \pm 0.3 \vee$ propagation delay disable time enable time maximum frequency output skew time .0 $\vee \pm 0.5 \vee$ propagation delay disable time enable time enable time		$.5 \lor \pm 0.2 \lor$ propagation delaySTCP to Qndisable timeOE to Qnenable timeOE to Qnmaximum frequencySTCPoutput skew timeQ0 to Q7 $.3 \lor \pm 0.3 \lor$ Q1 to Qn $.3 \lor \pm 0.3 \lor$ STCP to Qnisable timeOE to Qn $.3 \lor \pm 0.3 \lor$ OE to Qn $.10 \lor \pm 0.3 \lor$ OE to Qn $.10 \lor \pm 0.3 \lor$ OE to Qn $.10 \lor \pm 0.5 \lor$ Q0 to Q7propagation delaySTCP $.0 \lor \pm 0.5 \lor$ Q0 to Q7 $.0 \lor \pm 0.5 \lor$ STCP to Qn $.0 \lor \pm 0.5 \lor$ OE to Qn $.0 = 100 \mod 100$ OE to Qn $.0 = 100 \boxdot 100$ OE to Qn $.0 = 100 \boxdot$ OE to Qn $.0 = 100 \cr$ OE to	1.2 V 1.2 V Image:	Interview of the second secon	1.2 V \pm 0.1 V 1.5 V \pm Min Max Min 5V \pm 0.2 V Propagation delay STCP to Qn 3.1 29.6 2.5 disable time OE to Qn 1.8 20.2 1.4 enable time OE to Qn 3.2 37.7 2.4 maximum frequency STCP 40 - 65 output skew time Q0 to Q7 1 40 - 65 output skew time Q0 to Q7 1 - 3.1 - - STCP to Qn 3.0 29.1 2.4 disable time OE to Qn 1.7 19.7 1.3 enable time OE to Qn 3.0 29.1 2.4 maximum frequency STCP 400 - 65 output skew time OE to Qn 1.6 3.0 - 0V ± 0.5 V 20 3.1 2.4 - 0V ± 0.5 V 20 3.0 -	1.2 V \pm 0.15 V \pm 0.10 Max Min Max Min Max STCP to Qn 3.1 29.6 2.5 21.2 disable time OE to Qn 1.8 20.2 1.4 13.2 enable time OE to Qn 3.2 37.7 2.4 24.0 maximum frequency STCP 40 - 65 - output skew time Q0 to Q7 2 3.1 - 2.2 3.4 ± 0.3 29.1 2.4 24.0 - output skew time Q0 to Q7 1.0 3.1 - 2.2 3.7 ± 0.3 TCP to Qn 3.0 29.1 2.4 20.3 disable time OE to Qn 3.0 29.1 2.4 20.3 enable time OE to Qn 3.2 38.1 2.4 23.7 naximum frequency STCP to Qn 3.2 38.1 2.4 23.7 output skew time Q1 to Q7 1 3.0 -	1.2 V \cdot 0.15 V \cdot 0.18 V \cdot Nin Nax Nin Max Min Max Max Max Max	Note that is a strain of the strain	Note that is a straight of the straight of	Note that is a straight of the straight of	Note that the section of the sectin of the section of the section of the section of the se	Note that the section of the sectin of the section of	Note that is a straight of the str	Note of the section of the secting wither secting wither secting wit

[1] [2]

 t_{pd} is the same as t_{PLH} and t_{PHL} ; t_{dis} is the same as t_{PLZ} and t_{PHZ} ; t_{en} is the same as t_{PZL} and t_{PZH} . Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

Product data sheet

Table 15. Dynamic characteristics for temperature range -40 °C to +125 °C ^[1]

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 13; for waveforms see Figure 7 up to Figure 12.

Parameter	Conditions						Vc	С(В)						Uni
		1.2 V	± 0.1 V	1.5 V :	± 0.1 V	1.8 V ±	: 0.15 V	2.5 V :	± 0.2 V	3.3 V :	± 0.3 V	5.0 V :	± 0.5 V	
		Min	Max	Min	Max	Min	Max	Min	Мах	Min	Max	Min	Max	
.1 V to 1.3 V			<u> </u>	1			<u> </u>	1	1		<u>.</u>	1	1	
propagation delay	STCP to Qn	3.8	48.3	3.2	37.4	2.8	34.0	2.4	30.4	2.2	28.6	2.0	27.0	ns
disable time	OE to Qn	2.1	27.6	1.8	18.0	1.8	16.5	1.5	13.7	1.8	14.1	1.4	12.8	ns
enable time	OE to Qn	3.5	42.1	2.7	27.6	2.2	23.2	1.9	18.6	1.7	17.8	1.6	18.0	ns
maximum frequency	STCP	30	-	40	-	40	-	40	-	40	-	40	-	MHz
output skew time	Q0 to Q7 ^[2]	-	3.6	-	2.6	-	2.1	-	1.5	-	1.3	-	1.0	ns
.4 V to 1.6 V		1	1	1			1	1		,	1	1	1	
propagation delay	STCP to Qn	3.5	34.4	2.9	26.3	2.5	23.3	2.1	19.6	1.9	17.7	1.7	16.1	ns
disable time	OE to Qn	2.0	22.7	1.7	15.7	1.7	14.0	1.3	11.0	1.6	11.0	1.3	9.5	ns
enable time	OE to Qn	3.3	38.9	2.6	25.5	2.1	20.8	1.7	15.8	1.5	13.8	1.4	12.3	ns
maximum frequency	STCP	40	-	65	-	75	-	95	-	95	-	95	-	MHz
output skew time	Q0 to Q7 ^[2]	-	3.1	-	2.2	-	1.8	-	1.3	-	1.0	-	0.8	ns
.65 V to 1.95 V			1	1				1		1		1	1	
propagation delay	STCP to Qn	3.3	32.1	2.7	24.1	2.3	21.1	1.9	17.3	1.7	15.3	1.5	13.6	ns
disable time	OE to Qn	1.9	21.9	1.5	14.9	1.6	13.2	1.2	10.1	1.4	10.0	1.1	8.4	ns
enable time	OE to Qn	3.3	38.6	2.4	24.8	2.0	20.3	1.6	14.9	1.4	12.7	1.3	11.0	ns
maximum frequency	STCP	40	-	65	-	75	-	105	-	140	-	140	-	MHz
output skew time	Q0 to Q7 ^[2]	-	3.1	-	2.2	-	1.8	-	1.2	-	1.0	-	0.8	ns
	.1 V to 1.3 V propagation delay disable time enable time maximum frequency output skew time .4 V to 1.6 V propagation delay disable time maximum frequency output skew time .65 V to 1.95 V propagation delay disable time enable time	.1 V to 1.3 Vpropagation delaySTCP to Qndisable timeOE to Qnenable timeOE to Qnenable timeQO to Q7output skew timeQ0 to Q7output skew timeQO to Q7A V to 1.6 Vpropagation delaySTCP to Qndisable timeOE to Qnenable timeOE to Qndisable timeOE to Qnenable timeOE to Qnfor to Qn[2]disable timeOE to Qnenable timeQ0 to Q7for to 1.95 VVpropagation delaySTCP to Qndisable timeOE to Qndisable timeOE to Qndisable timeOE to Qnmaximum frequencySTCP to Qnfor to QnCE to Qndisable timeOE to Qnmaximum frequencySTCPfor to QnCE to Qn	1.2 V1.2 VMinMinPropagation delaySTCP to Qn3.8disable timeOE to Qn2.1enable timeOE to Qn3.5maximum frequencySTCP30output skew timeQ0 to Q7[2]Propagation delaySTCP to Qn3.5disable timeOE to Qn2.0enable timeOE to Qn3.3disable timeOE to Qn3.3maximum frequencySTCP40output skew timeQ0 to Q7[2]Propagation delaySTCP to Qn3.3maximum frequencySTCP to Qn3.3disable timeOE to Qn1.9enable timeOE to Qn1.9enable timeOE to Qn3.3maximum frequencySTCP40	1.2 V ± 0.1 VMinMaxMinMax.1 V to 1.3 Vpropagation delaySTCP to Qn3.848.3disable timeOE to Qn2.127.6enable timeOE to Qn3.542.1maximum frequencySTCP30-output skew timeQ0 to Q713.6A V to 1.6 V3.534.4disable timeOE to Qn3.534.4disable timeOE to Qn2.022.7enable timeOE to Qn3.338.9maximum frequencySTCP40-output skew timeQ0 to Q71-output skew timeOE to Qn3.338.9maximum frequencySTCP40-output skew timeOE to Qn1.921.9enable timeOE to Qn3.338.6maximum frequencySTCP40-on propagation delaySTCP to Qn3.338.6maximum frequencySTCP40-enable timeOE	1.2 V \pm 0.1 V 1.5 V Min Max Min .1 V to 1.3 V .1 V to 1.3 V .1 V to 1.3 V propagation delay STCP to Qn 3.8 48.3 3.2 disable time OE to Qn 2.1 27.6 1.8 enable time OE to Qn 3.5 42.1 2.7 maximum frequency STCP 30 - 40 output skew time Q0 to Q7 1 - 3.6 - .4 V to 1.6 V 3.5 34.4 2.9 1.7 gisable time OE to Qn 1.3.5 34.4 2.9 1.7 enable time OE to Qn 3.5 34.4 2.9 1.7 gisable time OE to Qn 3.3 38.9 2.6 1.7 enable time OE to Qn 1.3 3.1 - .05 to 1.95 V propagation delay STCP to Qn 3.3 32.1 2.7 <	1.2 V ± 0.1 V1.5 V ± 0.1 VMinMaxMinMaxMinMaxIV to 1.3 Vpropagation delaySTCP to Qn3.848.33.237.4disable timeOE to Qn2.127.61.818.0enable timeOE to Qn3.542.12.727.6maximum frequencySTCP30-40-output skew timeQ0 to Q712-3.6-2.6A V to 1.6 VPropagation delaySTCP to Qn3.534.42.926.3disable timeOE to Qn2.022.71.715.7enable timeOE to Qn3.338.92.625.5maximum frequencySTCP to Qn3.338.92.62.1output skew timeQ0 to Q712-3.1-2.2for to L9 to Qn1.91.01.514.914.9OE to Qn3.332.12.724.1OE to Qn3.332.12.724.1OE to Qn1.921.91.514.9Propagation delaySTCP to Qn3.338.62.424.8OE to Qn3.338.62.424.8OE to Qn3.338.62.424.8OE to Qn3.338.62.424.8 <trb< tr="">OE to Qn<</trb<>	1.2 V \pm 0.1 V 1.5 V \pm 0.1 V 1.8 V \pm Min Max Min Max Min Min Max Min Max Min IV to 1.3 V propagation delay STCP to Qn 3.8 48.3 3.7.4 2.8 disable time OE to Qn 2.1 27.6 1.8.0 1.8.0 oE to Qn 3.5 42.1 2.7 27.6 2.2 maximum frequency STCP 30. - 40 of to Qn 3.5 34.4 2.9 2.6.3 2.5.5 of to Qn 3.3 34.9 2.6.5 2.1 of to Qn 2.5 2.1 <t< td=""><td>I $1.2 \vee 1.1 \vee 1.5 \vee 1.4 \vee 1.8 \vee 1.8 \vee 1.5 \vee 1.8 \vee 1.8 \vee 1.5 \vee 1.5$</td><td>Note that the second straight in the second strang straight in the second straight in the second stra</td><td>Note that the section of the sectin of the section of</td><td>Note that is a serie of the series of the serie</td><td>Note that the second straight in the sec</td><td>Note of the section of the secting the section of the sectio</td><td>Note that is the second of the</td></t<>	I $1.2 \vee 1.1 \vee 1.5 \vee 1.4 \vee 1.8 \vee 1.8 \vee 1.5 \vee 1.8 \vee 1.8 \vee 1.5 \vee 1.5$	Note that the second straight in the second strang straight in the second straight in the second stra	Note that the section of the sectin of the section of	Note that is a serie of the series of the serie	Note that the second straight in the sec	Note of the section of the secting the section of the sectio	Note that is the second of the

Dual supply 8-bit serial-in/serial-out or parallel-out shift register; 3-state

| | | | |

 | | |

 |
 | | |
 | | | - | |
|-------------------|---|---|--
--
--
--|---
--
--
--
---|--|---
--|--|--|---
--|
| Parameter | Conditions | | |

 | | |

 | Vc
 | С(В) | |
 | | | | Unit |
| | | | 1.2 V : | ± 0.1 V

 | 1.5 V : | ± 0.1 V | 1.8 V ±

 | : 0.15 V
 | 2.5 V : | ± 0.2 V | 3.3 V :
 | ± 0.3 V | 5.0 V : | ± 0.5 V | |
| | | | Min | Max

 | Min | Max | Min

 | Max
 | Min | Мах | Min
 | Max | Min | Мах | |
| 2.3 V to 2.7 V | 1 | | | 1

 | 1 | 1 | 1

 |
 | 1 | | 1
 | - | 1 | 1 | |
| propagation delay | STCP to Qn | | 3.1 | 29.7

 | 2.5 | 21.8 | 2.1

 | 18.8
 | 1.7 | 14.7 | 1.5
 | 12.7 | 1.3 | 10.8 | ns |
| disable time | OE to Qn | | 1.8 | 21.2

 | 1.4 | 14.2 | 1.4

 | 12.4
 | 1.1 | 9.1 | 1.3
 | 8.8 | 1.0 | 7.0 | ns |
| enable time | OE to Qn | | 3.2 | 37.7

 | 2.4 | 24.4 | 2.0

 | 19.7
 | 1.5 | 14.1 | 1.3
 | 11.6 | 1.2 | 9.4 | ns |
| maximum frequency | STCP | | 40 | -

 | 65 | - | 75

 | -
 | 105 | - | 140
 | - | 175 | - | MHz |
| output skew time | Q0 to Q7 | [2] | - | 3.1

 | - | 2.2 | -

 | 1.8
 | - | 1.2 | -
 | 1.0 | - | 0.7 | ns |
| 0.0 V to 3.6 V | 1 | | | 1

 | | |

 |
 | | |
 | | | _ | |
| propagation delay | STCP to Qn | | 3.0 | 29.1

 | 2.4 | 20.8 | 2.0

 | 17.7
 | 1.6 | 13.5 | 1.4
 | 11.6 | 1.2 | 9.6 | ns |
| disable time | OE to Qn | | 1.7 | 20.9

 | 1.3 | 13.8 | 1.4

 | 12.1
 | 1.0 | 8.7 | 1.3
 | 8.3 | 0.9 | 6.4 | ns |
| enable time | OE to Qn | | 3.2 | 38.1

 | 2.4 | 24.3 | 2.0

 | 19.5
 | 1.5 | 13.7 | 1.3
 | 11.2 | 1.2 | 8.9 | ns |
| maximum frequency | STCP | | 40 | -

 | 65 | - | 75

 | -
 | 105 | - | 140
 | - | 175 | - | MHz |
| output skew time | Q0 to Q7 | [2] | - | 3.0

 | - | 2.2 | -

 | 1.8
 | - | 1.2 | -
 | 1.0 | - | 0.7 | ns |
| .5 V to 5.5 V | 1 | | | 1

 | | 1 | 1

 |
 | | 1 |
 | | 1 | - | |
| propagation delay | STCP to Qn | | 2.9 | 29.1

 | 2.3 | 20.0 | 1.9

 | 16.7
 | 1.5 | 12.7 | 1.3
 | 10.6 | 1.1 | 9.0 | ns |
| disable time | OE to Qn | | 1.6 | 21.7

 | 1.3 | 13.6 | 1.3

 | 11.7
 | 0.9 | 8.3 | 1.2
 | 7.9 | 0.8 | 6.0 | ns |
| enable time | OE to Qn | | 3.3 | 38.9

 | 2.5 | 24.3 | 2.0

 | 19.5
 | 1.6 | 13.8 | 1.4
 | 11.0 | 1.2 | 8.6 | ns |
| maximum frequency | STCP | | 40 | -

 | 65 | - | 75

 | -
 | 105 | - | 140
 | - | 175 | - | MHz |
| output skew time | Q0 to Q7 | [2] | - | 3.0

 | - | 2.2 | -

 | 1.7
 | - | 1.2 | -
 | 0.9 | - | 0.7 | ns |
| | .3 V to 2.7 V
propagation delay
disable time
enable time
maximum frequency
output skew time
.0 V to 3.6 V
propagation delay
disable time
maximum frequency
output skew time
.5 V to 5.5 V
propagation delay
disable time
enable time
enable time | A V to 2.7 V
propagation delay STCP to Qn
disable time OE to Qn
enable time OE to Qn
maximum frequency STCP
output skew time Q0 to Q7
output skew time Q0 to Q7
OV to 3.6 V
propagation delay STCP to Qn
disable time OE to Qn
maximum frequency STCP
output skew time Q0 to Q7
STCP
output skew time STCP
output skew time STCP
propagation delay STCP to Qn
disable time OE to Qn
disable time OE to Qn
disable time STCP to Qn | A.3 V to 2.7 V
propagation delay STCP to Qn I
disable time OE to Qn I
enable time OE to Qn I
maximum frequency STCP
output skew time Q0 to Q7 [2]
OV to 3.6 V
propagation delay STCP to Qn I
enable time OE to Qn I
maximum frequency STCP
output skew time Q0 to Q7 [2]
output skew time [2]
OE to Qn I
maximum frequency STCP to Qn I
propagation delay STCP to Qn I
maximum frequency STCP to Qn I
disable time OE to Qn I
propagation delay STCP to Qn I
propagation delay STCP to Qn I
for to 5.5 V
propagation delay STCP to Qn I
disable time OE to Qn I
maximum frequency STCP to Qn I
I
maximum frequency STCP to Qn I
I
I
I
I
I
I
I
I
I
I
I
I
I | 1.2 V1.2 VI.2 VI.2 VI.2 VMinIIIII VIII Vpropagation delaySTCP to Qndisable timeOE to QnIII VIII Venable timeOE to QnIII VIII Vmaximum frequencySTCPQ0 to Q7IIIoutput skew timeQ0 to Q7III VIII Vpropagation delaySTCP to QnJII VJII VIII VOE to QnJII VJII VIII VOE to QnJII VJII VIII VIII VIII VJII VIII VIII VIII VJII V <tr< td=""><td>Image: Image: Image:</td><td>1.2 V \pm 0.1 V 1.5 V \pm Min Max Min .3 V to 2.7 V Min 3.1 29.7 2.5 disable time OE to Qn 3.1 29.7 2.5 disable time OE to Qn 1.8 21.2 1.4 enable time OE to Qn 3.2 37.7 2.4 maximum frequency STCP 40 - 65 output skew time Q0 to Q7 [2] - 3.1 - OV to 3.6 V 9.1 2.4 1.4 gropagation delay STCP to Qn 3.0 29.1 2.4 disable time OE to Qn 1.7 20.9 1.3 enable time OE to Qn 3.0 2.9 1.3 enable time OE to Qn 1.6 3.0 - .5 V to 5.5 V 3.0 - .5 V to 5.5 V STCP to Qn 2.9 2.1 1.3 graphti frequency STCP to Qn</td><td>1.2 V ± 0.1 V1.5 V ± 0.1 VMinMaxMinMax3 V to 2.7 Vpropagation delaySTCP to Qn3.129.72.521.8disable timeOE to Qn1.821.21.414.2enable timeOE to Qn3.237.72.424.4maximum frequencySTCP40-65-output skew timeQ0 to Q71.73.1-2.2OV to 3.6 VOE to Qn3.029.12.420.8disable timeOE to Qn3.029.12.420.8disable timeOE to Qn3.238.12.424.3naximum frequencySTCP to Qn3.238.12.424.3naximum frequencySTCP to Qn3.238.12.424.3naximum frequencySTCP40-65-OE to Qn3.238.12.424.3naximum frequencySTCP40-65-OE to Qn3.238.12.424.3OE to Qn3.238.12.424.3OE to Qn3.238.12.424.3OE to Qn3.238.12.424.3OE to Qn3.238.12.424.3OE to Qn1.62.13.0-2.2OE to Qn2.92.1<td>1.2 V \pm 0.1 V 1.5 V \pm 0.1 V 1.8 V \pm Min Max Min Max<td>Note to transmission of the section of the se</td><td>Note of the set of</td><td>Note that is a straight to transmission of the straight to transmission of transmissing transmission of transmission of transmission of tr</td><td>Note that the section of the sectin of the section of the section of the section of the se</td><td>Note that the section of the secting the section of t</td><td>Note that the section of the secting distribution of</td><td>Note of the section of the sectin of the section of the section of t</td></td></td></tr<> | Image: | 1.2 V \pm 0.1 V 1.5 V \pm Min Max Min .3 V to 2.7 V Min 3.1 29.7 2.5 disable time OE to Qn 3.1 29.7 2.5 disable time OE to Qn 1.8 21.2 1.4 enable time OE to Qn 3.2 37.7 2.4 maximum frequency STCP 40 - 65 output skew time Q0 to Q7 [2] - 3.1 - OV to 3.6 V 9.1 2.4 1.4 gropagation delay STCP to Qn 3.0 29.1 2.4 disable time OE to Qn 1.7 20.9 1.3 enable time OE to Qn 3.0 2.9 1.3 enable time OE to Qn 1.6 3.0 - .5 V to 5.5 V 3.0 - .5 V to 5.5 V STCP to Qn 2.9 2.1 1.3 graphti frequency STCP to Qn | 1.2 V ± 0.1 V1.5 V ± 0.1 VMinMaxMinMax3 V to 2.7 Vpropagation delaySTCP to Qn3.129.72.521.8disable timeOE to Qn1.821.21.414.2enable timeOE to Qn3.237.72.424.4maximum frequencySTCP40-65-output skew timeQ0 to Q71.73.1-2.2OV to 3.6 VOE to Qn3.029.12.420.8disable timeOE to Qn3.029.12.420.8disable timeOE to Qn3.238.12.424.3naximum frequencySTCP to Qn3.238.12.424.3naximum frequencySTCP to Qn3.238.12.424.3naximum frequencySTCP40-65-OE to Qn3.238.12.424.3naximum frequencySTCP40-65-OE to Qn3.238.12.424.3OE to Qn3.238.12.424.3OE to Qn3.238.12.424.3OE to Qn3.238.12.424.3OE to Qn3.238.12.424.3OE to Qn1.62.13.0-2.2OE to Qn2.92.1 <td>1.2 V \pm 0.1 V 1.5 V \pm 0.1 V 1.8 V \pm Min Max Min Max<td>Note to transmission of the section of the se</td><td>Note of the set of</td><td>Note that is a straight to transmission of the straight to transmission of transmissing transmission of transmission of transmission of tr</td><td>Note that the section of the sectin of the section of the section of the section of the se</td><td>Note that the section of the secting the section of t</td><td>Note that the section of the secting distribution of</td><td>Note of the section of the sectin of the section of the section of t</td></td> | 1.2 V \pm 0.1 V 1.5 V \pm 0.1 V 1.8 V \pm Min Max Min Max <td>Note to transmission of the section of the se</td> <td>Note of the set of</td> <td>Note that is a straight to transmission of the straight to transmission of transmissing transmission of transmission of transmission of tr</td> <td>Note that the section of the sectin of the section of the section of the section of the se</td> <td>Note that the section of the secting the section of t</td> <td>Note that the section of the secting distribution of</td> <td>Note of the section of the sectin of the section of the section of t</td> | Note to transmission of the section of the se | Note of the set of | Note that is a straight to transmission of the straight to transmission of transmissing transmission of transmission of transmission of tr | Note that the section of the sectin of the section of the section of the section of the se | Note that the section of the secting the section of t | Note that the section of the secting distribution of | Note of the section of the sectin of the section of the section of t |


[1] [2]

 t_{pd} is the same as t_{PLH} and t_{PHL} ; t_{dis} is the same as t_{PLZ} and t_{PHZ} ; t_{en} is the same as t_{PZL} and t_{PZH} . Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

Product data sheet


Dual supply 8-bit serial-in/serial-out or parallel-out shift register; 3-state

10.1 Waveforms and test circuit



 V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Figure 7. The shift clock (SHCP) to serial data output (Q7S) propagation delays, the shift clock pulse width and maximum shift clock frequency




Measurement points are given in <u>Table 16</u>.


 V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Figure 8. The storage clock (STCP) to parallel data output (Qn) propagation delays, the storage clock pulse width and the shift clock to storage clock set-up time

74LVC8T595


Dual supply 8-bit serial-in/serial-out or parallel-out shift register; 3-state





74LVC8T595

Dual supply 8-bit serial-in/serial-out or parallel-out shift register; 3-state



Measurement points are given in <u>Table 16</u>.

 V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Figure 11. The master reset (MR) pulse width, the master reset to serial data output (Q7S) propagation delays and the master reset to shift clock (SHCP) recovery time




Table 16. Measurement points

Supply voltage	Input	Output			
$V_{CC(A)}, V_{CC(B)}$	V _M	V _M (Qn)	V _M (Q7S)	Vx	V _Y
1.1 V to 1.6 V	0.5V _{CC(A)}	0.5V _{CC(B)}	0.5V _{CC(A)}	V _{OL} + 0.1 V	V _{OH} - 0.1 V
1.65 V to 2.7 V	0.5V _{CC(A)}	0.5V _{CC(B)}	0.5V _{CC(A)}	V _{OL} + 0.15 V	V _{OH} - 0.15 V
3.0 V to 5.5 V	0.5V _{CC(A)}	0.5V _{CC(B)}	0.5V _{CC(A)}	V _{OL} + 0.3 V	V _{OH} - 0.3 V

74LVC8T595 Product data sheet

74LVC8T595

Dual supply 8-bit serial-in/serial-out or parallel-out shift register; 3-state





Table 17. Test data

Supply voltage	Input		Load		V _{EXT}		
$V_{CC(A)}, V_{CC(B)}$	V _I Δt/ΔV ^[1]		CL	RL	t _{PLH} , t _{PHL}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ}
1.1 V to 5.5 V	V _{CC(A)}	≤ 1.0 ns/V	15 pF	2 kΩ	open	GND	2V _{CC(B)}

[1] dV/dt ≥ 1.0 V/ns

Dual supply 8-bit serial-in/serial-out or parallel-out shift register; 3-state




10.2 Typical propagation delay characteristics

(3) 15 -(3) 15 (4) (5) (4) <u>(</u>5) 10 10 (6) (6) 5 5 0 0 0 10 15 20 25 30 C_L (pF) 35 0 5 10 15 20 25 30 C_L (pF) 35 5 a. HIGH to LOW propagation delay (STCP to Qn) b. LOW to HIGH propagation delay (STCP to Qn) (1) $V_{CC(B)} = 1.2 V$ (4) V_{CC(B)} = 2.5 V (2) $V_{CC(B)} = 1.5 V$ (5) $V_{CC(B)} = 3.3 V$ (3) $V_{CC(B)} = 1.8 V$ (6) $V_{CC(B)} = 5.0 V$ Figure 15. Typical propagation delay versus load capacitance; V_{CC(A)} = 1.5 V; T_{amb} = 25 °C 74LVC8T595 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2017. All rights reserved.

Product data sheet

74LVC8T595


Dual supply 8-bit serial-in/serial-out or parallel-out shift register; 3-state



All information provided in this document is subject to legal disclaimers Rev. 1 — 9 May 2017

74LVC8T595


Dual supply 8-bit serial-in/serial-out or parallel-out shift register; 3-state



All information provided in this document is subject to legal disclaimers Rev. 1 — 9 May 2017


Dual supply 8-bit serial-in/serial-out or parallel-out shift register; 3-state

11 Package outline



74LVC8T595 Product data sheet

Dual supply 8-bit serial-in/serial-out or parallel-out shift register; 3-state



74LVC8T595 Product data sheet All information provided in this document is subject to legal disclaimers.

12 Abbreviations

Table 18. Abbreviations								
Acronym	Description							
CDM	Charged Device Model							
DUT	Device Under Test							
ESD	ElectroStatic Discharge							
НВМ	Human Body Model							

13 Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74LVC8T595 v.1	20170509	Product data sheet	-	-

14 Legal information

14.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

Please consult the most recently issued document before initiating or completing a design. [1]

The term 'short data sheet' is explained in section "Definitions".

[2] [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

14.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification - The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

14.3 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia

Right to make changes - Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use - Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale - Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer

No offer to sell or license - Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

All information provided in this document is subject to legal disclaimers. Rev. 1 - 9 May 2017

Dual supply 8-bit serial-in/serial-out or parallel-out shift register; 3-state

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer

design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

14.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

74LVC8T595

Dual supply 8-bit serial-in/serial-out or parallel-out shift register; 3-state

Contents

1	General description	1
2	Features and benefits	1
3	Ordering information	2
4	Functional diagram	2
5	Pinning information	4
5.1	Pinning	
5.2	Pin description	
6	Functional description	5
7	Limiting values	6
8	Recommended operating conditions	6
9	Static characteristics	7
10	Dynamic characteristics	10
10.1	Waveforms and test circuit	21
10.2	Typical propagation delay characteristics	25
11	Package outline	
12	Abbreviations	
13	Revision history	
14	Legal information	

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© Nexperia B.V. 2017.

All rights reserved.

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com

Date of release: 9 May 2017 Document identifier: 74LVC8T595



单击下面可查看定价,库存,交付和生命周期等信息

>>Nexperia(安世)