74LVT245B 3.3 V octal transceiver with direction pin (3-state)

Rev. 02 — 8 May 2008

Product data sheet

1. General description

The 74LVT245B is a high-performance BiCMOS product designed for V_{CC} operation at 3.3 V.

This device is an octal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. The control function implementation minimizes external timing requirements. The device features an output enable (\overline{OE}) input for easy cascading and a direction (DIR) input for direction control.

2. Features

- 3-state buffers
- Octal bidirectional bus interface
- Input and output interface capability to systems at 5 V supply
- TTL input and output switching levels
- Output capability: +64 mA/–32 mA
- Latch-up protection exceeds 500 mA per JEDEC Std 17
- ESD protection:
 - HBM JESD22-A114E exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
- Bus-hold data inputs eliminate the need for external pull-up resistors for unused inputs
- Live insertion/extraction permitted
- Power-up 3-state
- No bus current loading when output is tied to 5 V bus

3. Ordering information

Toble 1


Ordering information

Type number	Package					
	Temperature range	Name	Description	Version		
74LVT245BD	–40 °C to +85 °C	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1		
74LVT245BDB	–40 °C to +85 °C	SSOP20	plastic shrink small outline package; 20 leads; body width 5.3 mm	SOT339-1		
74LVT245BPW	–40 °C to +85 °C	TSSOP20	plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-7		
74LVT245BBQ	–40 °C to +85 °C	DHVQFN20	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body $2.5 \times 4.5 \times 0.85$ mm	SOT764-		

nexperia


3.3 V octal transceiver with direction pin (3-state)

4. Functional diagram



3.3 V octal transceiver with direction pin (3-state)

5. Pinning information



5.1 Pinning

5.2 Pin description

Table 2.	Pin description	
Symbol	Pin	Description
DIR	1	direction control
A0 to A7	2, 3, 4, 5, 6, 7, 8, 9	data input/output
GND	10	ground (0 V)
B0 to B7	18, 17, 16, 15, 14, 13, 12,	11 data input/output
ŌĒ	19	output enable input (active LOW)
V _{CC}	20	supply voltage

3.3 V octal transceiver with direction pin (3-state)

6. Functional description

Table 3.	Function	selection
	i unouon	3010011011

		Inputs/outputs		
OE DIR		An	Bn	
L	L	An = Bn	inputs	
L	Н	inputs	Bn = An	
Н	Х	Z	Z	

[1] H = HIGH voltage level;

L = LOW voltage level;

X = don't care;

Z = high impedance OFF-state.

7. Limiting values

Table 4.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).[1][2]

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+4.6	V
VI	input voltage		<u>[3]</u> –0.5	+7.0	V
Vo	output voltage	output in OFF or HIGH state	<u>[3]</u> –0.5	+7.0	V
I _{IK}	input clamping current	V _I < 0	-50	-	mA
I _{OK}	output clamping current	V _O < 0	-50	-	mA
lo	output current	output in LOW state	-	128	mA
		output in HIGH state	-64	-	mA
T _{stg}	storage temperature		-65	+150	°C
Тj	junction temperature		[2] _	150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 \ ^{\circ}C$ to +85 $^{\circ}C$	<u>[4]</u> _	500	mW

[1] Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

[2] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150 °C.

[3] The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

[4] For SO20 packages: above 70 °C derate linearly with 8 mW/K.

For SSOP20 and TSSOP20 packages: above 60 °C derate linearly with 5.5 mW/K. For DHVQFN20 packages: above 60 °C derate linearly with 4.5 mW/K.

3.3 V octal transceiver with direction pin (3-state)

8. Recommended operating conditions

S

Parameter	Conditions	Min	Max	Unit
supply voltage		2.7	3.6	V
input voltage		0	5.5	V
HIGH-level output current		-	-32	mA
LOW-level output current		-	32	mA
	current duty cycle \leq 50 %; f _i \geq 1 kHz	-	64	mA
ambient temperature	in free air	-40	+85	°C
input transition rise and fall rate	output enabled	0	10	ns/V
	supply voltage input voltage HIGH-level output current LOW-level output current ambient temperature	supply voltage input voltage HIGH-level output current LOW-level output current current duty cycle ≤ 50 %; f _i ≥ 1 kHz ambient temperature in free air	supply voltage2.7input voltage0HIGH-level output current-LOW-level output current- $current duty cycle \le 50\%; f_i \ge 1 \text{ kHz}$ -ambient temperaturein free air-40	supply voltage2.73.6input voltage05.5HIGH-level output current32LOW-level output current-32current duty cycle \leq 50 %; f _i \geq 1 kHz-64ambient temperaturein free air-40+85

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		- 40 °	°C to +85 °C	Unit	
				Min	Typ[1]	Max	
V _{IK}	input clamping voltage	$V_{CC} = 2.7 \text{ V}; I_{IK} = -18 \text{ mA}$		-1.2	-0.9	-	V
V _{IH}	HIGH-level input voltage			2.0	-	-	V
V _{IL}	LOW-level input voltage			-	-	0.8	
V _{OH}	HIGH-level output voltage	V_{CC} = 2.7 V to 3.6 V; I_{OH} = $-100 \ \mu A$	V	cc – 0.2	$V_{CC}-0.1$	-	V
		$V_{CC} = 2.7 \text{ V}; I_{OH} = -8 \text{ mA}$		2.4	2.5	-	
		$V_{CC} = 3.0 \text{ V}; \text{ I}_{OH} = -32 \text{ mA}$		2.0	2.2	-	V
V _{OL}	LOW-level output voltage	V_{CC} = 2.7 V; I_{OL} = 100 μ A			0.1	0.2	V
		$V_{CC} = 2.7 \text{ V}; \text{ I}_{OL} = 24 \text{ mA}$		-	0.3	0.5	V
		$V_{CC} = 3.0 \text{ V}; \text{ I}_{OL} = 16 \text{ mA}$		-	0.25	0.4	V
		$V_{CC} = 3.0 \text{ V}; \text{ I}_{OL} = 32 \text{ mA}$		-	0.3	0.5	V
		$V_{CC} = 3.0 \text{ V}; \text{ I}_{OL} = 64 \text{ mA}$		-	0.4	0.55	V
l _l	input leakage current	control pins					
		$V_{CC} = 0 V \text{ or } 3.6 V; V_{I} = 5.5 V$		-	1	10	μΑ
		V_{CC} = 3.6 V; V_I = V_{CC} or GND		-	±0.1	±1	μA
		I/O data pins	[2]				
		$V_{CC} = 3.6 \text{ V}; \text{ V}_{I} = 5.5 \text{ V}$		-	1	20	μA
		$V_{CC} = 3.6 \text{ V}; \text{ V}_{I} = V_{CC}$		-	0.1	1	μA
		$V_{CC} = 3.6 \text{ V}; \text{ V}_{I} = 0 \text{ V}$		-5	-1	-	μA
I _{OFF}	power-off leakage current	V_{CC} = 0 V; V _I or V _O = 0 V to 4.5 V		-	1	±100	μA
I _{LO}	output leakage current	V_{O} = 5.5 V; V_{CC} = 3.6 V; output HIGH		-	60	125	μA
I _{O(pu/pd)}	power-up/power-down output current		<u>[3]</u>	-	15	±100	μA
I _{BHL}	bus hold LOW current	$V_{CC} = 3.0 \text{ V}; \text{ V}_{I} = 0.8 \text{ V}$	[4]	75	150	-	μA
I _{BHH}	bus hold HIGH current	$V_{CC} = 3.0 \text{ V}; \text{ V}_{I} = 2.0 \text{ V}$		-150	-75	-	μA
I _{BHLO}	bus hold LOW overdrive current	$V_{CC} = 0 V$ to 3.0 V; $V_I = 3.6 V$		500	-	-	μΑ

74LVT245B_2 Product data sheet

Rev. 02 — 8 May 2008

3.3 V octal transceiver with direction pin (3-state)

Symbol	Parameter	Conditions	−40 °C to +85 °C			С	Unit
				Min	Typ <mark>[1]</mark>	Max	
I _{BHHO}	bus hold HIGH overdrive current	$V_{CC} = 0 V \text{ to } 3.0 V; V_{I} = 3.6 V$		-	-	-500	μA
I _{CC}	supply current	V_{CC} = 3.6 V; V_I = V_{CC} or GND; I_O = 0 A					
		outputs HIGH		-	0.13	0.19	mA
		outputs LOW		-	3	12	mA
		outputs disabled		-	0.13	0.19	mA
ΔI_{CC}	additional supply current	per input pin; V_{CC} = 3.0 V to 3.6 V; one input = V_{CC} – 0.6 V others = V_{CC} or GND	[5]	-	0.1	0.2	mA
CI	input capacitance	DIR and \overline{OE} inputs; V _I = 0 V or 3.0 V		-	4	-	pF
C _{I/O}	input/output capacitance	at input/output data pins, outputs disabled; $V_{I/O} = 0 \text{ V or } 3.0 \text{ V}$		-	10	-	pF

Table 6. Static characteristics ...continued

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

[1] All typical values are measured at V_{CC} = 3.3 V (unless stated otherwise) and T_{amb} = 25 °C.

[2] Unused pins at V_{CC} or GND.

[3] This parameter is valid for any V_{CC} between 0 V and 1.2 V with a transition time of up to 10 ms. From V_{CC} = 1.2 V to V_{CC} = 3.6 V a transition time of 100 ms is permitted. This parameter is valid for T_{amb} = +25 °C only.

[4] This is the bus hold overdrive current required to force the input to the opposite logic state.

[5] This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND.

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 7.

Symbol	Parameter	Conditions	-40	°C to +8	5 °C	Unit
			Min	Typ[1]	Max	_
t _{PLH}	LOW to HIGH propagation delay	An to Bn or Bn to An				
		$V_{CC} = 2.7 V$	-	-	4.0	ns
		$V_{CC}=3.3~V\pm0.3~V$	1.2	2.4	3.5	ns
t _{PHL}	HIGH to LOW propagation delay	An to Bn or Bn to An				
		$V_{CC} = 2.7 V$	-	-	4.0	ns
		$V_{CC}=3.3~V\pm0.3~V$	1.2	2.4	3.5	ns
t _{PZH}	OFF-state to HIGH propagation delay	see Figure 6				
		$V_{CC} = 2.7 V$	-	-	7.1	ns
		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.3	3.3	5.5	ns
t _{PZL}	OFF-state to LOW propagation delay	see Figure 6				
		$V_{CC} = 2.7 V$	-	-	6.5	ns
		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.7	3.2	5.5	ns
t _{PHZ}	HIGH to OFF-state propagation delay	see Figure 6				
		$V_{CC} = 2.7 V$	-	-	6.5	ns
		$V_{CC}=3.3~V\pm0.3~V$	2.2	3.6	5.9	ns


3.3 V octal transceiver with direction pin (3-state)


Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 7.							
Symbol	Parameter	Conditions	–40 °C to +85 °C		; °C	Unit	
			Min	Typ <mark>[1]</mark>	Max		
t _{PLZ}	LOW to OFF-state propagation delay	see Figure 6					
		$V_{CC} = 2.7 V$	-	-	5.1	ns	
		$V_{CC}=3.3~V\pm0.3~V$	2.2	3.4	5.0	ns	

Table 7. Dynamic characteristics ... continued

[1] Typical values are measured at T_{amb} = 25 °C and V_{CC} = 3.3 V

11. Waveforms





Nexperia

Table 8.

Vcc

Measurement points

Input

...

74LVT245B

...

3.3 V octal transceiver with direction pin (3-state)

...

		V _{IN}	V _M	V _M	V _x	Vy
2.7 V to	3.6 V	GND to 2.7 V	1.5 V	1.5 V	V _{OL} + 0.3 V	V _{OH} – 0.3 V
		negativ puls 0	See V_{M} $V \longrightarrow t_{f}$ t_{r} t_{r} v_{M} V_{M} V_{M}	t _W	< ← <	
V_{LSE} V_{I} V_{CC} V_{CC} V_{CC} V_{CC} V_{C}						
	Definitions to R _L = Load re	esistance;	ig and probe capacitanc	e:		
			ld be equal to output imp		e generator;	
		rnal voltage for measu			- '	
Fig 7.	Test circu	it for switching tim	nes			

Output

. .

Table 9. Test data

Input			Load		V _{EXT}			
VI	f _i	tw	t _r , t _f	RL	CL	t _{PHZ} , t _{PZH}	t _{PLZ} , t _{PZL}	t _{PLH} , t _{PHL}
2.7 V	\leq 10 MHz	500 ns	≤ 2.5 ns	500 Ω	50 pF	GND	6 V	open

3.3 V octal transceiver with direction pin (3-state)

12. Package outline




Fig 8. Package outline SOT163-1 (SO20)

74LVT245B_2 Product data sheet

3.3 V octal transceiver with direction pin (3-state)




Fig 9. Package outline SOT339-1 (SSOP20)

74LVT245B_2 Product data sheet

Rev. 02 - 8 May 2008

3.3 V octal transceiver with direction pin (3-state)





Fig 10. Package outline SOT360-1 (TSSOP20)

74LVT245B_2 Product data sheet

3.3 V octal transceiver with direction pin (3-state)



DHVQFN20: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 x 4.5 x 0.85 mm SOT764-1

Fig 11. Package outline SOT764-1 (DHVQFN20)

74LVT245B_2 Product data sheet

3.3 V octal transceiver with direction pin (3-state)

13. Abbreviations

Table 10.	able 10. Abbreviations		
Acronym	Description		
BiCMOS	Bipolar Complementary Metal Oxide Semiconductor		
DUT	Device Under Test		
ESD	ElectroStatic Discharge		
HBM	Human Body Model		
MM	Machine Model		
TTL	Transistor-Transistor Logic		

14. Revision history

Table 11. Revisio	n history					
Document ID	Release date	Data sheet status	Change notice	Supersedes		
74LVT245B_2	20080508	Product data sheet	ECN07_046	74LVT245B_1		
Modifications:	 The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. 					
	 Legal texts have been adapted to the new company name where appropriate. 					
	DHVQFN20	package added to Section 3	"Ordering information"	and Section 12 "Package outline"		
74LVT245B_1	19990319	Product specification	-	-		

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

15.2 Definitions

use of such information.

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

15.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia accepts no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by Nexperia. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nexperia.com

For sales office addresses, please send an email to: salesaddresses@nexperia.com

3.3 V octal transceiver with direction pin (3-state)

17. Contents

1	General description 1
2	Features 1
3	Ordering information 1
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning
5.2	Pin description 3
6	Functional description 4
7	Limiting values 4
8	Recommended operating conditions 5
9	Static characteristics 5
10	Dynamic characteristics 6
11	Waveforms 7
12	Package outline
13	Abbreviations
14	Revision history 13
15	Legal information 14
15.1	Data sheet status 14
15.2	Definitions 14
15.3	Disclaimers
15.4	Trademarks 14
16	Contact information 14
17	Contents 15

© Nexperia B.V. 2017. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 08 May 2008 单击下面可查看定价,库存,交付和生命周期等信息

>>Nexperia(安世)