74ALVT16823

18-bit bus-interface D-type flip-flop with reset and enable; 3-state

Rev. 7 — 25 June 2024

Product data sheet

1. General description

The 74ALVT16823 is an 18-bit positive-edge triggered D-type flip-flop with 3-state outputs, reset and enable.

The device can be used as two 9-bit flip-flops or one 18-bit flip-flop. The device features clock (nCP), clock enable (n \overline{CE}), master reset (n \overline{MR}) and output enable (n \overline{OE} , inputs each controlling 9-bits. When n \overline{CE} is LOW, the flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (nCP) transition. A HIGH on n \overline{OE} causes the outputs to assume a high-impedance OFF-state. Operation of the n \overline{OE} input does not affect the state of the flip-flops. A LOW on n \overline{MR} will reset the flip-flops LOW. Bus hold data inputs eliminate the need for external pull-up resistors to define unused inputs

2. Features and benefits

- Wide supply voltage range from 2.3 V to 3.6 V
- Overvoltage tolerant inputs to 5.5 V
- · BiCMOS high speed and output drive
- Direct interface with TTL levels
- Bus hold on data inputs
- Power-up 3-state
- I_{OFF} circuitry provides partial Power-down mode operation
- Two sets of high speed parallel registers with positive edge-triggered D-type flip-flops
- Ideal where high speed, light loading, or increased fan-in are required with MOS microprocessors
- Live insertion and extraction permitted
- Power-up reset
- No bus current loading when output is tied to 5 V bus
- Output capability: +64 mA to -32 mA
- Latch-up performance exceeds 500 mA per JESD 78 Class II Level B
- ESD protection:
 - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
 - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- Specified from -40 °C to 85 °C

3. Ordering information


Table 1. Ordering information

Type number	Package	ckage							
	Temperature range	Name	Description	Version					
74ALVT16823DGG	-40 °C to +85 °C	TSSOP56	plastic thin shrink small outline package; 56 leads; body width 6.1 mm	SOT364-1					




18-bit bus-interface D-type flip-flop with reset and enable; 3-state

4. Functional diagram



18-bit bus-interface D-type flip-flop with reset and enable; 3-state




Product data sheet

18-bit bus-interface D-type flip-flop with reset and enable; 3-state

5. Pinning information

5.1. Pinning



5.2. Pin description

Table 2. Pin description

Symbol	Pin	Description
1D0, 1D1, 1D2, 1D3, 1D4, 1D5, 1D6, 1D7, 1D8	54, 52, 51, 49, 48, 47, 45, 44, 43	data inputs
1Q0, 1Q1, 1Q2, 1Q3, 1Q4, 1Q5, 1Q6, 1Q7, 1Q8	3, 5, 6, 8, 9, 10, 12, 13, 14	data outputs
2D0, 2D1, 2D2, 2D3, 2D4, 2D5, 2D6, 2D7, 2D8	42, 41, 40, 38, 37, 36, 34, 33, 31	data inputs
2Q0, 2Q1, 2Q2, 2Q3, 2Q4, 2Q5, 2Q6, 2Q7, 2Q8	15, 16, 17, 19, 20, 21, 23, 24, 26	data outputs
1MR, 2MR	1, 28	master reset input (active-LOW)
10E, 20E	2, 27	output enable inputs (active LOW)
1CP, 2CP	56, 29	clock pulse inputs (active rising edge)
1CE, 2CE	55, 30	clock enable input (active-LOW)
GND	4, 11, 18, 25, 32, 39, 46, 53	ground (0 V)
Vcc	7, 22, 35, 50	supply voltage

18-bit bus-interface D-type flip-flop with reset and enable; 3-state

6. Functional description

Table 3. Function table

H = HIGH voltage level; h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition;

L = LOW voltage level; I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition;

NC = no change; X = don't care; Z = high-impedance OFF-state;

↑ = LOW-to-HIGH clock transition; $\overline{\uparrow}$ = not a LOW-to-HIGH clock transition.

Operating mode	Input	put					
	nOE	nMR	nCE	nCP	nDn	nQn	
clear	L	L	Х	Х	Х	L	
load and read data	L	Н	L	1	h	Н	
					I	L	
hold	L	Н	Н	<u></u>	X	NC	
high-impedance	Н	Х	Х	Х	Х	Z	

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134); voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+4.6	V
VI	input voltage	[1]	-0.5	+7.0	V
Vo	output voltage	output in OFF-state or HIGH-state [1]	-0.5	+7.0	V
I _{IK}	input clamping current	V _I < 0 V	-	-50	mA
I _{OK}	output clamping current	V _O < 0 V	-	-50	mA
Io	output current	output in LOW-state	-	128	mA
		output in HIGH-state	-64	-	mA
T _{stg}	storage temperature		-65	+150	°C
Tj	junction temperature	[2]	-	150	°C

^[1] The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V _{CC} = 2.	V _{CC} = 2.5 V						
V _{CC}	supply voltage		2.3	-	2.7	V	
VI	input voltage		0	-	5.5	V	
I _{OH}	HIGH-level output current		-	-	-8	mA	
I _{OL}	LOW-level output current	none	-	-	8	mA	
		current duty cycle ≤ 50 %; f ≥ 1 kHz	-	-	24	mA	
Δt/Δν	input transition rise or fall rate	outputs enabled	-	-	10	ns/V	
T _{amb}	ambient temperature	in free air	-40	-	+85	°C	

^[2] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.

18-bit bus-interface D-type flip-flop with reset and enable; 3-state

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{CC} = 3.3	3 V					
V _{CC}	supply voltage		3.0	-	3.6	V
VI	input voltage		0	-	5.5	V
I _{OH}	HIGH-level output current		-	-	-32	mA
I _{OL}	LOW-level output current	none	-	-	32	mA
		current duty cycle ≤ 50 %; f ≥ 1 kHz	-	-	64	mA
Δt/Δν	input transition rise or fall rate	outputs enabled	-	-	10	ns/V
T _{amb}	ambient temperature	in free air	-40	-	+85	°C

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		T _{amb} =	−40 °C to	+85 °C	Unit
				Min	Typ[1]	Max	
V _{CC} = 2.	5 V ± 0.2 V						
V _{IK}	input clamping voltage	V _{CC} = 2.3 V; I _{IK} = -18 mA		-	-0.85	-1.2	V
V _{IH}	HIGH-level input voltage			1.7	-	-	V
V _{IL}	LOW-level input voltage			-	-	0.7	V
V _{OH}	HIGH-level output voltage	V _{CC} = 2.3 V to 2.7 V; I _O = -100 μA		V _{CC} - 0.2	V _{CC}	-	V
		V _{CC} = 2.3 V; I _O = -8 mA		1.8	2.5	-	V
V _{OL}	LOW-level output voltage	V _{CC} = 2.3 V; I _O = 100 μA		-	0.07	0.2	V
		V _{CC} = 2.3 V; I _O = 24 mA		-	0.3	0.5	V
		V _{CC} = 2.3 V; I _O = 8 mA		-	-	0.4	V
$V_{OL(pu)}$	power-up LOW-level output voltage	V_{CC} = 2.7 V; I_O = 1 mA; V_I = V_{CC} or GND	[2]	-	-	0.55	V
l _l	input leakage current	control pins					
		V_{CC} = 2.7 V; V_I = V_{CC} or GND		-	0.1	±1	μΑ
		V _{CC} = 0 V to 2.7 V; V _I = 5.5 V		-	0.1	10	μA
		I/O data pins	[3]				
		V _{CC} = 2.7 V; V _I = V _{CC}		-	0.1	1	μΑ
		V _{CC} = 2.7 V; V _I = 0 V		-	+0.1	-5	μΑ
I _{OFF}	power-off leakage current	$V_{CC} = 0 \text{ V}; V_{I} \text{ or } V_{O} = 0 \text{ V to } 4.5 \text{ V}$		-	+0.1	±100	μΑ
I _{BHL}	bus hold LOW current	data inputs; V _{CC} = 2.3 V; V _I = 0.7 V	[4]	-	100	-	μΑ
I _{BHH}	bus hold HIGH current	data inputs; V _{CC} = 2.3 V; V _I = 1.7 V	[4]	-	-70	-	μΑ
I _{EX}	external current	output HIGH-state when $V_O > V_{CC}$; $V_O = 5.5 \text{ V}$; $V_{CC} = 2.3 \text{ V}$		-	10	125	μΑ
I _{O(pu\pd)}	power-up/power-down output current	$V_{CC} \le 1.2 \text{ V}; V_O = 0.5 \text{ V to } V_{CC};$ $V_I = \text{GND or } V_{CC}$	[5]	-	1	±100	μΑ
l _{OZ}	OFF-state output current	V_{CC} = 2.7 V; V_I = V_{IL} or V_{IH}					
		output HIGH state; V _O = 2.3 V		-	0.5	5	μA
		output LOW-state; V _O = 0.5 V		-	+0.5	-5	μΑ

18-bit bus-interface D-type flip-flop with reset and enable; 3-state

Symbol	Parameter	Conditions	T _{amb} :	= −40 °C to	+85 °C	Unit	
			Min	Typ[1]	Max		
I _{CC}	supply current	V_{CC} = 2.7 V; V_I = GND or V_{CC} ; I_O = 0 A					
		outputs HIGH-state	-	0.04	0.1	mA	
		outputs LOW-state	-	2.7	4.5	mA	
		outputs disabled	[6] -	0.04	0.1	mA	
ΔI _{CC}	additional supply current	per input pin; V_{CC} = 2.3 V to 2.7 V; [7] one input at V_{CC} - 0.6 V, other inputs at V_{CC} or GND		0.04	0.4	mA	
Cı	input capacitance	V _I = 0 V or V _{CC}	-	3	-	pF	
Co	output capacitance	V _{I/O} = 0 V or 3.0 V	-	9	-	pF	
V _{CC} = 3.	3 V ± 0.3 V					<u>'</u>	
V _{IK}	input clamping voltage	V _{CC} = 3.0 V; I _{IK} = -18 mA	-	-0.85	-1.2	V	
V _{IH}	HIGH-level input voltage		2.0	-	-	V	
V _{IL}	LOW-level input voltage		-	-	0.8	V	
V _{OH}	HIGH-level output voltage	V_{CC} = 3.0 V to 3.6 V; I_{O} = -100 μ A	V _{CC} - 0.2	. V _{CC}	-	V	
		V _{CC} = 3.0 V; I _O = -32 mA	2.0	2.3	-	V	
V _{OL}	LOW-level output voltage	V _{CC} = 3.0 V; I _O = 100 μA	-	0.07	0.2	V	
		V _{CC} = 3.0 V; I _O = 16 mA	-	0.25	0.4	V	
		V _{CC} = 3.0 V; I _O = 32 mA	-	0.3	0.5	V	
		V _{CC} = 3.0 V; I _O = 64 mA	-	0.4	0.55	V	
V _{OL(pu)}	power-up LOW-level output voltage	$V_{CC} = 3.6 \text{ V}; I_{O} = 1 \text{ mA}; V_{I} = V_{CC} \text{ or GND}$	[2] -	-	0.55	V	
I _I	input leakage current	control pins					
		V _{CC} = 3.6 V; V _I = V _{CC} or GND	-	0.1	±1	μA	
		V _{CC} = 0 V or 3.6 V; V _I = 5.5 V	-	0.1	10	μA	
		I/O data pins	[3]				
		V _{CC} = 3.6 V; V _I = V _{CC}	-	0.5	1	μA	
		V _{CC} = 3.6 V; V _I = 0 V	-	+0.1	-5	μA	
I _{OFF}	power-off leakage current	V _{CC} = 0 V; V _I or V _O = 0 V to 4.5 V	-	0.1	±100	μA	
I _{BHL}	bus hold LOW current	data inputs; V _{CC} = 3 V; V _I = 0.8 V	75	130	-	μA	
I _{BHH}	bus hold HIGH current	data inputs; V _{CC} = 3 V; V _I = 2.0 V	-75	-140	-	μA	
I _{BHLO}	bus hold LOW overdrive current	data inputs; $V_{CC} = 3.6 \text{ V}$; $V_I = 0 \text{ V}$ to 3.6 V	500	-	-	μA	
Івнно	bus hold HIGH overdrive current	data inputs; $V_{CC} = 3.6 \text{ V}$; $V_I = 0 \text{ V}$ to 3.6 V	-500	-	-	μΑ	
I _{EX}	external current	output HIGH-state when $V_O > V_{CC}$; $V_O = 5.5 \text{ V}$; $V_{CC} = 3.0 \text{ V}$	-	10	125	μΑ	
I _{O(pu\pd)}	power-up/power-down output current	$V_{CC} \le 1.2 \text{ V}; V_O = 0.5 \text{ V to } V_{CC};$ $V_I = \text{GND or } V_{CC}$	-	1	±100	μΑ	
l _{OZ}	OFF-state output current	V _{CC} = 3.6 V; V _I = V _{IL} or V _{IH}					
		output HIGH state; V _O = 3.0 V	-	0.5	5	μA	
		output LOW-state; V _O = 0.5 V	-	+0.5	-5	μΑ	

18-bit bus-interface D-type flip-flop with reset and enable; 3-state

Symbol	ool Parameter Conditions		T _{amb} =	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$		
			Min	Typ[1]	Max	
I _{CC}	supply current	V_{CC} = 3.6 V; V_I = GND or V_{CC} ; I_O = 0 A				
		outputs HIGH-state	-	0.06	0.1	mA
		outputs LOW-state	-	3.9	5.5	mA
		outputs disabled [6]	-	0.06	0.1	mA
ΔI _{CC}	additional supply current	per input pin; V_{CC} = 3 V to 3.6 V; [7] one input at V_{CC} - 0.6 V, other inputs at V_{CC} or GND	-	0.04	0.4	mA
Cı	input capacitance	V _I = 0 V or V _{CC}	-	3	-	pF
Co	output capacitance	V _{I/O} = 0 V or 3.0 V	-	9	-	pF

- [1] All typical values for V_{CC} = 2.5 V ± 0.2 V are measured at V_{CC} = 2.5 V and T_{amb} = 25 °C. All typical values for V_{CC} = 3.3 V ± 0.3 V are measured at V_{CC} = 3.3 V and T_{amb} = 25 °C.
- [2] For valid test results, data must not be loaded into the flip-flops after applying power.
- [3] Unused pins at V_{CC} or GND.
- [4] Not guaranteed.
- [5] This parameter is valid for any V_{CC} between 0 V and 1.2 V with a transition time of up to 10 ms. From V_{CC} = 1.2 V to V_{CC} = 2.5 V ± 0.2 V a transition time of 100 μ s is permitted. This parameter is valid for T_{amb} = 25 °C only.
- [6] I_{CC} is measured with outputs pulled up to V_{CC} or pulled down to ground.
- [7] This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND.
- [8] This is the bus hold overdrive current required to force the input to the opposite logic state.
- [9] This parameter is valid for any V_{CC} between 0 V and 1.2 V with a transition time of up to 10 ms. From V_{CC} = 1.2 V to V_{CC} = 3.3 V ± 0.3 V a transition time of 100 μ s is permitted. This parameter is valid for T_{amb} = 25 °C only.

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Fig. 9.

Symbol	Parameter	Conditions	T _{amb} =	= −40 °C to	+85 °C	Unit
			Min	Typ[1]	Max	
V _{CC} = 2.	5 V ± 0.2 V			-		
t _{PLH}	LOW to HIGH propagation delay	nCP to nQn; see Fig. 5	1.5	2.9	4.5	ns
t _{PHL}	HIGH-to-LOW propagation delay	nCP to nQn; see Fig. 5	1.4	2.7	4.2	ns
		nMR to nQn; see Fig. 7	1.5	2.7	4.2	ns
t _{PZH}	OFF-state to HIGH propagation delay	nOE to nQn; see Fig. 8	2.1	3.4	5.0	ns
t _{PZL}	OFF-state to LOW propagation delay	nOE to nQn; see Fig. 8	1.8	3.0	4.7	ns
t _{PHZ}	HIGH to OFF-state propagation delay	nOE to nQn; see Fig. 8	1.7	3.0	4.3	ns
t _{PLZ}	LOW to OFF-state propagation delay	nOE to nQn; see Fig. 8	1.4	2.3	3.3	ns
t _{su(H)}	set-up time HIGH	nDn to nCP; see Fig. 6	1.0	0.5	-	ns
		nCE to nCP; see Fig. 6	1.0	0.2	-	ns
t _{su(L)}	set-up time LOW	nDn to nCP; see Fig. 6	1.8	1.3	-	ns
		nCE to nCP; see Fig. 6	0.5	-0.1	-	ns
t _{h(H)}	hold time HIGH	nDn to nCP; see Fig. 6	0.1	-1.4	-	ns
		nCE to nCP; see Fig. 6	1.0	0.2	-	ns
t _{h(L)}	hold time LOW	nDn to nCP; see Fig. 6	0.1	-0.5	-	ns
		nCE to nCP; see Fig. 6	1.0	-0.1	-	ns


18-bit bus-interface D-type flip-flop with reset and enable; 3-state

Symbol	Parameter Parameter	Conditions	T _{amb} =	= −40 °C to	+85 °C	Unit
			Min	Typ[1]	Max	
t _{WH}	pulse width HIGH	nCP; see Fig. 5	2.0	0.8	-	ns
t _{WL}	pulse width LOW	nCP	3.0	2.1	-	ns
		nMR; see Fig. 7	2.0	0.8	-	ns
t _{rec}	recovery time	nMR to nCP; see Fig. 7	2.0	1.3	-	ns
f _{max}	maximum frequency	CP; see Fig. 5	150	-	-	MHz
V _{CC} = 3.	3 V ± 0.3 V					
t _{PLH}	LOW to HIGH propagation delay	nCP to nQn; see Fig. 5	1.0	2.3	3.1	ns
t _{PHL}	HIGH-to-LOW propagation delay	nCP to nQn; see Fig. 5	1.0	2.1	2.9	ns
		nMR to nQn; see Fig. 7	1.0	2.3	2.9	ns
t _{PZH}	OFF-state to HIGH propagation delay	nOE to nQn; see Fig. 8	1.7	2.7	4.0	ns
t _{PZL}	OFF-state to LOW propagation delay	nOE to nQn; see Fig. 8	1.4	2.3	3.5	ns
t _{PHZ}	HIGH to OFF-state propagation delay	nOE to nQn; see Fig. 8	2.2	3.1	4.0	ns
t _{PLZ}	LOW to OFF-state propagation delay	nOE to nQn; see Fig. 8	1.8	2.6	3.5	ns
t _{su(H)}	set-up time HIGH	nDn to nCP; see Fig. 6	1.0	0.5	-	ns
		nCE to nCP; see Fig. 6	1.0	0.1	-	ns
t _{su(L)}	set-up time LOW	nDn to nCP; see Fig. 6	1.6	1.1	-	ns
		nCE to nCP; see Fig. 6	0.5	-0.5	-	ns
t _{h(H)}	hold time HIGH	nDn to nCP; see Fig. 6	0.1	-0.7	-	ns
		nCE to nCP; see Fig. 6	1.0	0.5	-	ns
t _{h(L)}	hold time LOW	nDn to nCP; see Fig. 6	0.1	-0.5	-	ns
		nCE to nCP; see Fig. 6	1.0	-0.1	-	ns
t _{WH}	pulse width HIGH	nCP; see Fig. 5	1.5	0.7	-	ns
t _{WL}	pulse width LOW	nCP	2.5	1.4	-	ns
		nMR; see Fig. 7	2.0	1.5	-	ns
t _{rec}	recovery time	nMR to nCP; see Fig. 7	2.0	1.1	-	ns
f _{max}	maximum frequency	CP; see Fig. 5	250	-	-	MHz

^[1] All typical values for V_{CC} = 2.5 V ± 0.2 V are measured at V_{CC} = 2.5 V and T_{amb} = 25 °C. All typical values for V_{CC} = 3.3 V ± 0.3 V are measured at V_{CC} = 3.3 V and T_{amb} = 25 °C.


18-bit bus-interface D-type flip-flop with reset and enable; 3-state

10.1. Waveforms and test circuit



 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.


Fig. 5. Propagation delay clock input (nCP) to output (nQn), clock pulse (nCP) width HIGH and maximum clock frequency



Measurement points are given in Table 8.

The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 6. Data set-up and hold times




Measurement points are given in Table 8.

 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Fig. 7. Master reset pulse width, master reset to output delay and master reset to clock recovery time

18-bit bus-interface D-type flip-flop with reset and enable; 3-state




Measurement points are given in Table 8.

 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Fig. 8. OFF-state to HIGH and LOW propagation delays and LOW and HIGH to OFF-state propagation delays

Table 8. Measurement points

V _{CC}	Input	Output			
	V _M	V _M	V _X	V _Y	
≤ 2.7 V	0.5 x V _{CC}	0.5 x V _{CC}	V _{OL} + 0.15 V	V _{OH} - 0.15 V	
≥ 3.0 V	1.5 V	1.5 V	V _{OL} + 0.3 V	V _{OH} - 0.3 V	



Definitions test circuit:

R_L = Load resistance;

C_L = Load capacitance including jig and probe capacitance;

 R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator;

V_{EXT} = Test voltage for switching times.

Fig. 9. Test circuit for measuring switching times

74ALVT16823

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2024. All rights reserved

18-bit bus-interface D-type flip-flop with reset and enable; 3-state

Table 9. Test data


Input				Load		V _{EXT}			
V _I	f _i	t _W	t _r , t _f	CL	R_L	t _{PHZ} , t _{PZH}	t _{PLZ} , t _{PZL}	t _{PLH} , t _{PHL}	
3.0 V or V _{CC} whichever is less	≤ 10 MHz	500 ns	≤ 2.5 ns	50 pF	500 Ω	GND	6 V or V _{CC} × 2	open	

18-bit bus-interface D-type flip-flop with reset and enable; 3-state

11. Package outline

TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1 mm

SOT364-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	z	θ
mm	1.2	0.15 0.05	1.05 0.85	0.25	0.28 0.17	0.2 0.1	14.1 13.9	6.2 6.0	0.5	8.3 7.9	1	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.5 0.1	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT364-1		MO-153				-99-12-27 03-02-19

Fig. 10. Package outline SOT364-1 (TSSOP56)

18-bit bus-interface D-type flip-flop with reset and enable; 3-state

12. Abbreviations

Table 10. Abbreviations

Acronym	Description
ANSI	American National Standards Institute
BiCMOS	Bipolar Complementary Metal Oxide Semiconductor
CDM	Charged Device Model
DUT	Device Under Test
ESD	ElectroStatic Discharge
ESDA	ElectroStatic Discharge Association
НВМ	Human Body Model
JEDEC	Joint Electron Device Engineering Council
TTL	Transistor-Transistor Logic

13. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes			
74ALVT16823 v.7	20240625	Product data sheet	-	74ALVT16823 v.6			
Modifications:	Section 2:	ESD specification update	ed according to the la	atest JEDEC standard.			
74ALVT16823 v.6	20201020	Product data sheet	-	74ALVT16823 v.5			
Modifications:		per 74ALVT16823DL (SO and <u>Section 2</u> updated.	T371-1 / SSOP56) r	emoved.			
74ALVT16823 v.5	20180122	Product data sheet	-	74ALVT16823 v.4			
Modifications:	guidelines	 The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. 					
74ALVT16823 v.4	20050802	Product data sheet	-	74ALVT16823 v.3			
Modifications:	and informSection 2:	and information standard of Philips Semiconductors.					
74ALVT16823 v.3	19980612	Product specification	-	74ALVT16823 v.2			
74ALVT16823 v.2	19980612	Product specification	-	74ALVT16823 v.1			
74ALVT16823 v.1	19980303	Product specification	-	-			

Product data sheet

18-bit bus-interface D-type flip-flop with reset and enable; 3-state

14. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by sustained.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

74ALVT16823

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2024. All rights reserved

15 / 16

18-bit bus-interface D-type flip-flop with reset and enable; 3-state

Contents

1. General description	······································
2. Features and benefits	1
3. Ordering information	1
4. Functional diagram	2
5. Pinning information	4
5.1. Pinning	4
5.2. Pin description	2
6. Functional description	!
7. Limiting values	!
8. Recommended operating conditions	!
9. Static characteristics	
10. Dynamic characteristics	8
10.1. Waveforms and test circuit	10
11. Package outline	1
12. Abbreviations	14
13. Revision history	14
14. Legal information	

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 25 June 2024

[©] Nexperia B.V. 2024. All rights reserved

单击下面可查看定价,库存,交付和生命周期等信息

>>Nexperia(安世)