

1. General description

The 74HC1G00; 74HCT1G00 is a single 2-input NAND gate. Inputs include clamp diodes . This enables the use of current limiting resistors to interface inputs to voltages in excess of V_{CC} .

2. Features and benefits

- Wide supply voltage range from 2.0 V to 6.0 V
- CMOS low power dissipation
- Input levels:
 - For 74HC1G00: CMOS level
 - For 74HCT1G00: TTL level
- Symmetrical output impedance
- High noise immunity
- Latch-up performance exceeds 100 mA per JESD78 Class II Level B
- Balanced propagation delays
- Complies with JEDEC standards:
 - JESD8C (2.7 V to 3.6 V)
 - JESD7A (2.0 V to 6.0 V)
- ESD protection:
 - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
 - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- Specified from -40 °C to +85 °C and -40 °C to +125 °C

3. Ordering information

Table 1. Ordering information									
Type number	Package	Package							
	Temperature range	Name	Description	Version					
74HC1G00GW 74HCT1G00GW	-40 °C to +125 °C	TSSOP5	plastic thin shrink small outline package; 5 leads; body width 1.25 mm	<u>SOT353-1</u>					
74HC1G00GV 74HCT1G00GV	-40 °C to +125 °C	SC-74A	plastic surface-mounted package; 5 leads	<u>SOT753</u>					
<u>74HC1G00GZ</u> 74HCT1G00GZ	-40 °C to +125 °C	XSON5	plastic thermal enhanced extremely thin small outline package with side-wettable flanks (SWF); no leads; 5 terminals; body 1.1 × 0.85 × 0.5 mm	<u>SOT8065-1</u>					


nexperia

4. Marking

Type number	Marking [1]
74HC1G00GW	НА
74HCT1G00GW	ТА
74HC1G00GV	H00
74HCT1G00GV	Т00
74HC1G00GZ	НА
74HCT1G00GZ	ТА


[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.

5. Functional diagram



6. Pinning information

6.1. Pinning



6.2. Pin description

Table 3. Pin description					
Symbol	Pin	Description			
В	1	data input			
A	2	data input			
GND	3	ground (0 V)			
Y	4	data output			
V _{CC}	5	supply voltage			

All information provided in this document is subject to legal disclaimers Rev. 8 — 20 June 2024

7. Functional description

Table 4. Function table

H = HIGH voltage level; L = LOW voltage level

Input	Output	
Α	В	Y
L	L	Н
L	Н	Н
Н	L	Н
Н	Н	L

8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Мах	Unit
V _{CC}	supply voltage			-0.5	+7.0	V
I _{IK}	input clamping current	$V_{\rm I}$ < -0.5 V or $V_{\rm I}$ > $V_{\rm CC}$ + 0.5 V	[1]	-	±20	mA
I _{ОК}	output clamping current	$V_{\rm O}$ < -0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V	[1]	-	±20	mA
lo	output current	$-0.5 V < V_O < V_{CC} + 0.5 V$	[1]	-	±12.5	mA
I _{CC}	supply current			-	25	mA
I _{GND}	ground current			-25	-	mA
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	total power dissipation	T _{amb} = -40 °C to +125 °C	[2]	-	250	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For SOT353-1 (TSSOP5) package: P_{tot} derates linearly with 3.3 mW/K above 74 °C.

For SOT753 (SC-74A) package: P_{tot} derates linearly with 3.8 mW/K above 85 °C.

For SOT8065-1 (XSON5) package: P_{tot} derates linearly with 3.2 mW/K above 72 °C.

9. Recommended operating conditions

Table 6. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol Parameter		Conditions	74HC1G00			74HCT1G00			Unit
			Min	Тур	Max	Min	Тур	Max	
V _{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V _{CC}	0	-	V _{CC}	V
Vo	output voltage		0	-	V _{CC}	0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 2.0 V	-	-	625	-	-	-	ns/V
		V _{CC} = 4.5 V	-	-	139	-	-	139	ns/V
		V _{CC} = 6.0 V	-	-	83	-	-	-	ns/V

10. Static characteristics

Table 7. Static characteristics

Voltages are referenced to GND (ground = 0 V). All typical values are measured at T_{amb} = 25 °C.

Symbol	Parameter	Conditions	-40	°C to +8	S5 ℃	-40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	
74HC1G0	0			1				
V _{IH}	HIGH-level input	V _{CC} = 2.0 V	1.5	1.2	-	1.5	-	V
	voltage	V _{CC} = 4.5 V	3.15	2.4	-	3.15	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	4.2	-	V
V _{IL}	LOW-level input	V _{CC} = 2.0 V	-	0.8	0.5	-	0.5	V
	voltage	V _{CC} = 4.5 V	-	2.1	1.35	-	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.8	-	1.8	V
V _{OH}	HIGH-level output	V _I = V _{IH} or V _{IL}						
	voltage	I _O = -20 μA; V _{CC} = 2.0 V	1.9	2.0	-	1.9	-	V
		I _O = -20 μA; V _{CC} = 4.5 V	4.4	4.5	-	4.4	-	V
		I _O = -20 μA; V _{CC} = 6.0 V	5.9	6.0	-	5.9	-	V
		I _O = -2.0 mA; V _{CC} = 4.5 V	4.13	4.32	-	3.7	-	V
		I _O = -2.6 mA; V _{CC} = 6.0 V	5.63	5.81	-	5.2	-	V
V _{OL} LOW-I	LOW-level output	$V_{I} = V_{IH} \text{ or } V_{IL}$						
	voltage	I _O = 20 μA; V _{CC} = 2.0 V	-	0	0.1	-	0.1	V
		I _O = 20 μA; V _{CC} = 4.5 V	-	0	0.1	-	0.1	V
		I _O = 20 μA; V _{CC} = 6.0 V	-	0	0.1	-	0.1	V
		I _O = 2.0 mA; V _{CC} = 4.5 V	-	0.15	0.33	-	0.4	V
		I _O = 2.6 mA; V _{CC} = 6.0 V	-	0.16	0.33	-	0.4	V
l _l	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 6.0$ V	-	-	1.0	-	1.0	μA
I _{CC}	supply current	$V_{I} = V_{CC}$ or GND; $I_{O} = 0$ A; $V_{CC} = 6.0$ V	-	-	10	-	20	μA
CI	input capacitance		-	1.5	-	-	-	pF
74HCT1G	00							
V _{IH}	HIGH-level input voltage	V _{CC} = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	V
V _{IL}	LOW-level input voltage	V_{CC} = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	V
V _{он}	HIGH-level output	$V_{I} = V_{IH} \text{ or } V_{IL}$						
	voltage	I _O = -20 μA; V _{CC} = 4.5 V	4.4	4.5	-	4.4	-	V
		I _O = -2.0 mA; V _{CC} = 4.5 V	4.13	4.32	-	3.7	-	V
V _{OL}	LOW-level output	$V_{I} = V_{IH} \text{ or } V_{IL}$						
	voltage	I _O = 20 μA; V _{CC} = 4.5 V	-	0	0.1	-	0.1	V
		I _O = 2.0 mA; V _{CC} = 4.5 V	-	0.15	0.33	-	0.4	V
I _I	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 5.5 V$	-	-	1.0	-	1.0	μA
I _{CC}	supply current	$V_{I} = V_{CC}$ or GND; $I_{O} = 0$ A; $V_{CC} = 5.5$ V	-	-	10	-	20	μA
∆l _{CC}	additional supply current	per input; V_{CC} = 4.5 V to 5.5 V; V _I = V _{CC} - 2.1 V; I _O = 0 A	-	-	500	-	850	μA
CI	input capacitance		-	1.5	-	-	-	pF

11. Dynamic characteristics

Table 8. Dynamic characteristics

GND = 0 V; $t_r = t_f \le 6.0$ ns; All typical values are measured at $T_{amb} = 25$ °C. For test circuit, see Fig. 5

Symbol	Parameter	Conditions		-40	°C to +8	5 °C	-40 °C t	Unit	
				Min Typ Max		Min	Max	1	
74HC1G	00		I		1		•		
t _{pd}	propagation delay	A and B to Y; see Fig. 4	[1]						
		V _{CC} = 2.0 V; C _L = 50 pF		-	25	115	-	135	ns
		V _{CC} = 4.5 V; C _L = 50 pF		-	9	23	-	27	ns
		V _{CC} = 5.0 V; C _L = 15 pF		-	7	-	-	-	ns
		V _{CC} = 6.0 V; C _L = 50 pF		-	8	20	-	23	ns
C _{PD}	power dissipation capacitance	$V_I = GND$ to V_{CC}	[2]	-	19	-	-	-	pF
74HCT10	G00								
t _{pd}	propagation delay	A and B to Y; see Fig. 4	[1]						
		V _{CC} = 4.5 V; C _L = 50 pF		-	12	24	-	27	ns
		V _{CC} = 5.0 V; C _L = 15 pF		-	10	-	-	-	ns
C _{PD}	power dissipation capacitance	$V_I = GND$ to V_{CC} - 1.5 V	[2]	-	21	-	-	-	pF

[1]

 t_{pd} is the same as t_{PLH} and $t_{PHL}.$ C_{PD} is used to determine the dynamic power dissipation P_D (µW). [2]


 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} + \Sigma(C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$

 f_i = input frequency in MHz; f_o = output frequency in MHz

C_L = output load capacitance in pF

 $\begin{array}{l} V_{CC} = \text{supply voltage in V} \\ \Sigma(C_L \times {V_{CC}}^2 \times f_o) = \text{sum of outputs} \end{array}$

11.1. Waveforms and test circuit



2-input NAND gate

12. Package outline




Fig. 6. Package outline SOT353-1 (TSSOP5)

2-input NAND gate









Fig. 7. Package outline SOT753 (SC-74A)

74HC1G00; 74HCT1G00

2-input NAND gate






Fig. 8. Package outline SOT8065-1 (XSON5)

13. Abbreviations

Acronym Description					
Adionym					
ANSI	American National Standards Institute				
CDM	Charged Device Model				
CMOS	Complementary Metal Oxide Semiconductor				
DUT	Device Under Test				
ESD	ElectroStatic Discharge				
ESDA	ElectroStatic Discharge Association				
HBM	Human Body Model				
JEDEC	Joint Electron Device Engineering Council				
TTL	Transistor-Transistor Logic				

14. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes			
74HC_HCT1G00 v.8	20250314	Product data sheet	-	74HC_HCT1G00 v.7			
Modifications:	Type numb	ers 74HC1G00GZ and 74H	ICT1G00GZ (SOT	Г8065-1/XSON5) added.			
74HC_HCT1G00 v.7	20240620	20240620 Product data sheet - 74HC_HCT1G00 v.6					
Modifications:		 <u>Section 2</u>: ESD specification updated according to the latest JEDEC standard. <u>Table 5</u>: P_{tot} total power dissipation corrected. 					
74HC_HCT1G00 v.6	20220121	Product data sheet	-	74HC_HCT1G00 v.5			
Modifications:	guidelines of Legal texts <u>Section 2</u> u <u>Table 5</u> : De	of this data sheet has beer of Nexperia. have been adapted to the r pdated. rating values for P _{tot} total p kage outline drawing for SC	new company nar	ne where appropriate.			
74HC_HCT1G00 v.5	20130925	Product data sheet	-	74HC_HCT1G00 v.4			
Modifications:	• <u>Section 1</u> u	pdated.	1				
74HC_HCT1G00 v.4	20070711	Product data sheet	-	74HC_HCT1G00 v.3			
Modifications:	guidelines of Legal texts Package St Quick reference	Logaritoria navo boorradupitor to ano now company namo where appropriate.					
74HC_HCT1G00 v.3	20020515	Product specification	-	74HC_HCT1G00 v.2			
74HC_HCT1G00 v.2	20010302	Product specification	-	74HC_HCT1G00 v.1			
74HC_HCT1G00 v.1	19980730	Preliminary specification	-	-			

74HC1G00; 74HCT1G00

2-input NAND gate

15. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

 Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <u>https://www.nexperia.com</u>.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Product data sheet

All information provided in this document is subject to legal disclaimers.

Rev. 8 — 20 June 2024

2-input NAND gate

Contents

1. General description	1
2. Features and benefits	1
3. Ordering information	1
4. Marking	2
5. Functional diagram	2
6. Pinning information	2
6.1. Pinning	2
6.2. Pin description	2
7. Functional description	3
8. Limiting values	3
9. Recommended operating conditions	3
10. Static characteristics	4
11. Dynamic characteristics	5
11.1. Waveforms and test circuit	5
12. Package outline	6
13. Abbreviations	9
14. Revision history	9
15. Legal information	10

© Nexperia B.V. 2025. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 20 June 2024

单击下面可查看定价,库存,交付和生命周期等信息

>>Nexperia(安世)