

1. General description

The 74HC112-Q100; 74HCT112-Q100 is a dual negative-edge triggered JK flip-flop. It features individual J and K inputs, clock ($n\overline{CP}$) set ($n\overline{SD}$) and reset ($n\overline{RD}$) inputs. It also has complementary nQ and nQ outputs. The set and reset are asynchronous active LOW inputs and operate independently of the clock input. The J and K inputs control the state changes of the flip-flops as described in the mode select function table. The J and K inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for predictable operation. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of V_{CC}.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

2. Features and benefits

- Input levels:
 - For 74HC112-Q100: CMOS level
 - For 74HCT112-Q100: TTL level
- Asynchronous set and reset
- Specified in compliance with JEDEC standard no. 7A
- ESD protection:
 - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
 - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C


3. Ordering information

Table 1. Ordering information

Type number	Package								
	Temperature range	Name	Description	Version					
74HCT112D-Q100	-40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	<u>SOT109-1</u>					
74HC112PW-Q100	-40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	<u>SOT403-1</u>					


ne<mark>x</mark>peria

4. Functional diagram



5. Pinning information

5.1. Pinning



5.2. Pin description

Table 2. Pin description Symbol	Pin	Description
•	1 111	
1 <u>CP</u> , 2 <u>CP</u>	1, 13	clock input (HIGH-to-LOW; edge-triggered)
1K, 2K	2, 12	data input
1J, 2J	3, 11	data input
1 S D, 2 S D	4, 10	set input (active LOW)
1Q, 2Q	5, 9	true flip-flop output
1 <u>Q</u> , 2 <u>Q</u>	6, 7	complement flip-flop output
GND	8	ground (0 V)
1RD, 2RD	15, 14	reset input (active LOW)
V _{CC}	16	supply voltage

6. Functional description

Table 3. Function selection

If $n\overline{S}D$ and $n\overline{R}D$ simultaneously go from LOW-to-HIGH, the output states are unpredictable.

H = *HIGH* voltage level; *h* = *HIGH* voltage level one set-up time before the *HIGH*-to-LOW clock transition;

L = LOW voltage level; I = LOW voltage level one set-up time before the HIGH-to-LOW clock transition;

q = lowercase letters indicate the state of the referenced output one set-up time before the HIGH-to-LOW clock transition; $X = don't care; \downarrow = HIGH-to-LOW$ clock transition.

Operating modes	Input	Input						
	nSD	nRD	nCP	nJ	nK	nQ	nQ	
Asynchronous set	L	Н	Х	Х	Х	Н	L	
Asynchronous reset	Н	L	Х	Х	Х	L	Н	
Undetermined	L	L	Х	Х	Х	Н	L	
Toggle	Н	Н	Ļ	h	h	q	q	
Load 0 (reset)	Н	Н	Ļ	I	h	L	Н	
Load 1 (set)	Н	Н	Ļ	h	I	Н	L	
Hold no change	Н	Н	Ļ	I	I	q	q	

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC}	supply voltage			-0.5	+7	V
I _{IK}	input clamping current	$V_{I} < -0.5 V \text{ or } V_{I} > V_{CC} + 0.5 V$		-	±20	mA
I _{ОК}	output clamping current	$V_{\rm O}$ < -0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V		-	±20	mA
I _O	output current	$-0.5 V < V_O < V_{CC} + 0.5 V$		-	±25	mA
I _{CC}	supply current			-	+50	mA
I _{GND}	ground current			-50	-	mA
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	total power dissipation		[1]	-	500	mW

For SOT109-1 (SO16) package: P_{tot} derates linearly with 12.4 mW/K above 110 °C.
 For SOT403-1 (TSSOP16) package: P_{tot} derates linearly with 8.5 mW/K above 91 °C.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	74HC112-Q100		74H	Unit			
			Min	Тур	Max	Min	Тур	Max	
V _{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V _{CC}	0	-	V _{CC}	V
Vo	output voltage		0	-	V _{CC}	0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 2.0 V	-	-	625	-	-	-	ns/V
		V _{CC} = 4.5 V	-	1.67	139	-	1.67	139	ns/V
		V _{CC} = 6.0 V	-	-	83	-	-	-	ns/V

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	ol Parameter Conditions 25 °C		;	-40 °C to	o +85 °C	-40 °C to	Unit			
			Min	Тур	Мах	Min	Max	Min	Max	
74HC112	2-Q100									
V _{IH}	HIGH-level	V _{CC} = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	V _{CC} = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V
V _{IL}	LOW-level	V _{CC} = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
	input voltage	V _{CC} = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.8	-	1.8	-	1.8	V

74HC112-Q100; 74HCT112-Q100

Dual JK flip-flop with set and reset; negative-edge trigger

Symbol	Parameter	Conditions		25 °C	;	-40 °C t	o +85 °C	-40 °C to	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
V _{OH}	HIGH-level	V _I = V _{IH} or V _{IL}								
	output voltage	I _O = -20 μA; V _{CC} = 2.0 V	1.9	2.0	-	1.9	-	1.9	-	V
		I _O = -20 μA; V _{CC} = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		I _O = -20 μA; V _{CC} = 6.0 V	5.9	6.0	-	5.9	-	5.9	-	V
		I _O = -4.0 mA; V _{CC} = 4.5 V	3.98	4.32	-	3.84	-	3.7	-	V
		I _O = -5.2 mA; V _{CC} = 6.0 V	5.48	5.81	-	5.34	-	5.2	-	V
V _{OL}	LOW-level	V _I = V _{IH} or V _{IL}								
	output voltage	I _O = 20 μA; V _{CC} = 2.0 V	-	0	0.1	-	0.1	-	0.1	V
		I _O = 20 μA; V _{CC} = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I _O = 20 μA; V _{CC} = 6.0 V	-	0	0.1	-	0.1	-	0.1	V
		I _O = 4.0 mA; V _{CC} = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V
		I _O = 5.2 mA; V _{CC} = 6.0 V	-	0.16	0.26	-	0.33	-	0.4	V
l _l	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 6.0 V$	-	-	±0.1	-	±1	-	±1	μA
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0$ V	-	-	4.0	-	40	-	80	μA
CI	input capacitance		-	3.5	-	-	-	-	-	pF
74HCT1	12-Q100	1	1	1					1	-
V _{IH}	HIGH-level input voltage	V_{CC} = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	2.0	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	-	0.8	V
V _{OH}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = -20 μA	4.4	4.5	-	4.4	-	4.4	-	V
		I _O = -4.0 mA	3.98	4.32	-	3.84	-	3.7	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = 20 μA; V _{CC} = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I _O = 4.0 mA; V _{CC} = 5.5 V	-	0.15	0.26	-	0.33	-	0.4	V
I	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 5.5 V$	-	-	±0.1	-	±1	-	±1	μA
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5$ V	-	-	4.0	-	40	-	80	μA
ΔI _{CC}	additional supply current	per input pin; $V_1 = V_{CC} - 2.1 V$; other inputs at V_{CC} or GND; $V_{CC} = 4.5 V$ to 5.5 V								
		nSD inputs	-	50	180	-	225	-	245	μA
		nK inputs	-	60	216	-	270	-	294	μA
		nRD inputs	-	65	236	-	293	-	319	μA
		nJ, and nCP inputs	-	100	360	-	450	-	490	μA
CI	input capacitance		-	3.5	-	-	-	-	-	pF

5 / 16

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); C_L = 50 pF unless otherwise specified; for test circuit, see Fig. 6.

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to	o +125 °C	Unit
			Min	Typ[1]	Мах	Min	Max	Min	Max	
74HC112	2-Q100	-								
t _{pd}	propagation	nCP to nQ; see Fig. 4 [2]								
	delay	V _{CC} = 2.0 V	-	55	175	-	220	-	265	ns
	V _{CC} = 4.5 V	-	20	35	-	44	-	53	ns	
		V _{CC} = 5 V; C _L = 15 pF	-	17	-	-	-	-	-	ns
		V _{CC} = 6.0 V	-	16	30	-	37	-	45	ns
		n CP to nQ; see <u>Fig. 4</u>								
		V _{CC} = 2.0 V	-	55	175	-	220	-	265	ns
		V _{CC} = 4.5 V	-	20	35	-	44	-	53	ns
		V _{CC} = 5 V; C _L = 15 pF	-	17	-	-	-	-	-	ns
		V _{CC} = 6.0 V	-	16	30	-	37	-	45	ns
		nRD to nQ, nQ; see <u>Fig. 5</u>								
		V _{CC} = 2.0 V	-	58	180	-	225	-	270	ns
		V _{CC} = 4.5 V	-	21	36	-	45	-	54	ns
		V _{CC} = 5 V; C _L = 15 pF	-	18	-	-	-	-	-	ns
		V _{CC} = 6.0 V	-	17	31	-	38	-	46	ns
		nSD to nQ, nQ; see <u>Fig. 5</u>								
		V _{CC} = 2.0 V	-	50	155	-	295	-	235	ns
		V _{CC} = 4.5 V	-	18	31	-	39	-	47	ns
		V _{CC} = 5 V; C _L = 15 pF	-	15	-	-	-	-	-	ns
		V _{CC} = 6.0 V	-	14	26	-	33	-	40	ns
t _t	transition	nQ, nQ; see <u>Fig. 4</u> [3]								
	time	V _{CC} = 2.0 V	-	19	75	-	95	-	110	ns
		V _{CC} = 4.5 V	-	7	15	-	19	-	22	ns
		V _{CC} = 6.0 V	-	6	13	-	16	-	19	ns
t _W	pulse width	n CP HIGH or LOW; see <u>Fig. 4</u>								
		V _{CC} = 2.0 V	80	22	-	100	-	120	-	ns
		V _{CC} = 4.5 V	16	8	-	20	-	24	-	ns
		V _{CC} = 6.0 V	14	6	-	17	-	20	-	ns
		nSD, nRD LOW; see Fig. 5								
		V _{CC} = 2.0 V	80	22	-	100	-	120	-	ns
		V _{CC} = 4.5 V	16	8	-	20	-	24	-	ns
		V _{CC} = 6.0 V	14	6	-	17	-	20	-	ns

74HC112-Q100; 74HCT112-Q100

Dual JK flip-flop with set and reset; negative-edge trigger

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to +125 °C		Unit
			Min	Typ[1]	Мах	Min	Max	Min	Max	
t _{rec}	recovery time	nRD to nCP; see <u>Fig. 5</u>								
		V _{CC} = 2.0 V	80	22	-	125	-	150	-	ns
		V _{CC} = 4.5 V	16	8	-	25	-	30	-	ns
		V _{CC} = 6.0 V	14	6	-	21	-	26	-	ns
		nSD to nCP; see <u>Fig. 5</u>								
		V _{CC} = 2.0 V	80	-19	-	100	-	120	-	ns
		V _{CC} = 4.5 V	16	-7	-	20	-	24	-	ns
		V _{CC} = 6.0 V	14	-6	-	17	-	20	-	ns
t _{su}	set-up time	nJ and nK to n CP ; see <u>Fig. 4</u>								
		V _{CC} = 2.0 V	80	19	-	100	-	120	-	ns
		V _{CC} = 4.5 V	16	7	-	20	-	24	-	ns
		V _{CC} = 6.0 V	14	6	-	17	-	20	-	ns
t _h	hold time	nJ and nK to n CP ; see <u>Fig. 4</u>								
		V _{CC} = 2.0 V	0	-11	-	0	-	0	-	ns
		V _{CC} = 4.5 V	0	-4	-	0	-	0	-	ns
		V _{CC} = 6.0 V	0	-3	-	0	-	0	-	ns
f _{max}	maximum	n CP ; see <u>Fig. 4</u>								
	frequency	V _{CC} = 2.0 V	6	20	-	4.8	-	4.0	-	MHz
		V _{CC} = 4.5 V	30	60	-	24	-	20	-	MHz
		V _{CC} = 5 V; C _L = 15 pF	-	66	-	-	-	-	-	MHz
		V _{CC} = 6.0 V	35	71	-	28	-	24	-	MHz
C _{PD}	power dissipation capacitance	$C_L = 50 \text{ pF}; f = 1 \text{ MHz};$ [4] V ₁ = GND to V _{CC}	-	27	-			-	-	pF
74HCT1	12-Q100	<u> </u>			1			1		
t _{pd}	propagation	nCP to nQ; see Fig. 4 [2]								
	delay	V _{CC} = 4.5 V	-	21	35	-	44	-	53	ns
		V _{CC} = 5 V; C _L = 15 pF	-	19	-	-	-	-	-	ns
		$n\overline{CP}$ to $n\overline{Q}$; see Fig. 4								
		V _{CC} = 4.5 V	-	23	40	-	50	-	60	ns
		V _{CC} = 5 V; C _L = 15 pF	-	19	-	-	-	-	-	ns
		$n\overline{R}D$ to nQ , $n\overline{Q}$; see <u>Fig. 5</u>								
		V _{CC} = 4.5 V	-	22	37	-	46	-	56	ns
		V _{CC} = 5 V; C _L = 15 pF	-	19	-	-	-	-	-	ns
		$n\overline{SD}$ to nQ , $n\overline{Q}$; see <u>Fig. 5</u>								
		V _{CC} = 4.5 V	-	18	32	-	40	-	48	ns
		V _{CC} = 5 V; C _L = 15 pF	-	15	-	-	-	-	-	ns
t _t	transition	nQ, n \overline{Q} ; see Fig. 4 [3]								
	time	V _{CC} = 4.5 V	_	7	15	_	19	-	22	ns
t _W	pulse width	nCP HIGH or LOW; see Fig. 4								
		V _{CC} = 4.5 V	16	8	-	20	-	24	-	ns
		nSD, nRD LOW; see <u>Fig. 5</u>								
		V _{CC} = 4.5 V	18	10	_	23	_	27	_	ns

All information provided in this document is subject to legal disclaimers. Rev. 1 — 15 January 2024

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to	o +125 °C	Unit
			Min	Typ[1]	Мах	Min	Max	Min	Max	1
t _{rec}	recovery time	nRD to nCP; see Fig. 5								
		V _{CC} = 4.5 V	20	11	-	25	-	30	-	ns
		nSD to nCP; see Fig. 5								
		V _{CC} = 4.5 V	20	-8	-	25	-	30	-	ns
t _{su}	set-up time	nJ and nK to n CP ; see <u>Fig. 4</u>								
		V _{CC} = 4.5 V	16	7	-	20	-	24	-	ns
t _h	hold time	nJ and nK to nCP; see Fig. 4								
		V _{CC} = 4.5 V	0	-7	-	0	-	0	-	ns
f _{max}	maximum	n CP ; see <u>Fig. 4</u>								
	frequency	V _{CC} = 4.5 V	30	64	-	24	-	20	-	MHz
		V _{CC} = 5 V; C _L = 15 pF	-	70	-	-	-	-	-	MHz
C _{PD}	power dissipation capacitance	$C_L = 50 \text{ pF}; \text{ f} = 1 \text{ MHz};$ [4] V ₁ = GND to V _{CC}	-	30	-	-	-	-	-	pF

[1] All typical values are measured at T_{amb} = 25 °C.

[2] t_{pd} is the same as t_{PLH} and t_{PHL} . [3] t_t is the same as t_{THL} and t_{TLH} . [4] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;


 f_o = output frequency in MHz;

C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.



10.1. Waveforms and test circuit





Table 8. Measurement points

Туре	Input	Output
	V _M	V _M
74HC112-Q100	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
74HCT112-Q100	1.3 V	1.3 V



 R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator;

 C_L = Load capacitance including jig and probe capacitance.

Fig. 6. Test circuit for measuring switching times

Table 9. Test data

Туре	Input	Input L		Test
	VI	t _r , t _f	CL	
74HC112-Q100	V _{CC}	6 ns	15 pF, 50 pF	t _{PLH} , t _{PHL}
74HCT112-Q100	3 V	6 ns	15 pF, 50 pF	t _{PLH} , t _{PHL}

11. Package outline





Fig. 7. Package outline SOT109-1 (SO16)

74HC112-Q100; 74HCT112-Q100

Dual JK flip-flop with set and reset; negative-edge trigger





12. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
TTL	Transistor-Transistor Logic

13. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74HC_HCT112_Q100 v.1	20240115	Product data sheet	-	-

14. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

 Please consult the most recently issued document before initiating or completing a design.

- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <u>https://www.nexperia.com</u>.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or

equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Contents

1. General description	1
2. Features and benefits	1
3. Ordering information	1
4. Functional diagram	2
5. Pinning information	2
5.1. Pinning	2
5.2. Pin description	3
6. Functional description	3
7. Limiting values	
8. Recommended operating conditions	4
9. Static characteristics	4
10. Dynamic characteristics	6
10.1. Waveforms and test circuit	9
11. Package outline	12
12. Abbreviations	14
13. Revision history	14
14. Legal information	15

© Nexperia B.V. 2024. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 15 January 2024

74HC_HCT112_Q100

单击下面可查看定价,库存,交付和生命周期等信息

>>Nexperia(安世)