ne<mark>x</mark>peria

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <u>http://www.nxp.com</u>, <u>http://www.philips.com/</u> or <u>http://www.semiconductors.philips.com/</u>, use <u>http://www.nexperia.com</u>

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use **salesaddresses@nexperia.com** (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia



BCM61B NPN/NPN matched double transistor Rev. 02 — 28 August 2009

Product data sheet

1. Product profile

1.1 General description

NPN/NPN matched double transistor in a SOT143B small Surface-Mounted Device (SMD) plastic package. Matched version of BCV61.

PNP/PNP equivalent: BCM62B

1.2 Features

Current gain matching

1.3 Applications

- Current mirror
- Differential amplifier

1.4 Quick reference data

| Table 1. | Quick reference data | | | | | |
|------------------|---------------------------|---|-----------------|------|------|------|
| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
| Per trans | istor TR1 | | | | | |
| V _{CEO} | collector-emitter voltage | open base | - | - | 45 | V |
| h _{FE} | DC current gain | $V_{CE} = 5 V;$ $I_{C} = 2 mA$ | 200 | 290 | 450 | |
| Per trans | istor | | | | | |
| I _C | collector current | | - | - | 100 | mA |
| Per devic | e | | | | | |
| I_{C1}/I_{E2} | current matching | $V_{CE1} = 5 V;$ $I_{E2} = -0.5 mA;$ $T_{amb} \le 25 \ ^{\circ}C$ | <u>[1]</u> 0.92 | 1.02 | 1.12 | |

[1] Device mounted on an FR4 Printed-Circuit Board (PCB), single-sided copper, tin-plated and standard footprint.



2. Pinning information

| Table 2. | Pinning | | |
|----------|---------------------------------|--------------------|--------|
| Pin | Description | Simplified outline | Symbol |
| 1 | collector TR2, base TR1 and TR2 | | |
| 2 | collector TR1 | | 4 3 |
| 3 | emitter TR1 | | |
| 4 | emitter TR2 | | |
| | | 1 2 | 1 2 |

2 *006aaa842*

3. Ordering information

| Table 3. | Ordering in | nformation | | |
|-------------|-------------|------------|--|---------|
| Type number | | Package | | |
| | | Name | Description | Version |
| BCM61B | | - | plastic surface-mounted package; 4 leads | SOT143B |

4. Marking

| Table 4. | Marking codes | |
|----------|---------------|-----------------------------|
| Type nun | nber | Marking code ^[1] |
| BCM61B | | *AC |
| BeilierB | | |

- [1] * = -: made in Hong Kong
 - * = p: made in Hong Kong
 - * = t: made in Malaysia
 - * = W: made in China

5. Limiting values

| Table 5. In accordar | Limiting values ace with the Absolute Maximur | m Rating System (IE | C 60134). | | |
|-------------------------|--|--|--------------|------|------|
| Symbol | Parameter | Conditions | Min | Max | Unit |
| Per transis | stor TR1 | | | | |
| V _{CBO} | collector-base voltage | open emitter | - | 50 | V |
| V _{CEO} | collector-emitter voltage | open base | - | 45 | V |
| Per transis | stor | | | | |
| V _{EBS} | emitter-base voltage | $V_{CB} = 0 V$ | - | 6 | V |
| I _C | collector current | | - | 100 | mA |
| I _{CM} | peak collector current | single pulse; t _p ≤ 1 ms | - | 200 | mA |
| P _{tot} | total power dissipation | $T_{amb} \le 25 \ ^{\circ}C$ | <u>[1]</u> _ | 220 | mW |
| Per device | ! | | | | |
| P _{tot} | total power dissipation | $T_{amb} \le 25 \ ^{\circ}C$ | <u>[1]</u> _ | 390 | mW |
| Tj | junction temperature | | - | 150 | °C |
| T _{amb} | ambient temperature | | -65 | +150 | °C |
| T _{stg} | storage temperature | | -65 | +150 | °C |

[1] Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.

6. Thermal characteristics

| Table 6. | Thermal characteristics | > | | | | | |
|----------------------|---|-------------|--------------|---|-----|-----|--|
| Symbol | Parameter Conditions Min Typ Max Unit | | | | | | |
| Per trans | istor | | | | | | |
| R _{th(j-a)} | thermal resistance from junction to ambient | in free air | <u>[1]</u> _ | - | 568 | K/W | |
| Per devic | e | | | | | | |
| R _{th(j-a)} | thermal resistance from junction to ambient | in free air | <u>[1]</u> _ | - | 321 | K/W | |

[1] Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.

7. Characteristics

| Symbol | Parameter | Conditions | | Min | Тур | Max | Unit |
|-------------------|---|---|------------|-----|-----|-----|------|
| Per transi | stor TR1 | | | | | | |
| I _{CBO} | collector-base cut-off current | $V_{CB} = 30 \text{ V};$ $I_E = 0 \text{ A}$ | | - | - | 15 | nA |
| | | $V_{CB} = 30 V;$ $I_E = 0 A;$ $T_j = 150 \ ^{\circ}C$ | | - | - | 5 | μA |
| I _{EBO} | emitter-base cut-off current | $V_{EB} = 5 \text{ V}; \text{ I}_{C} = 0 \text{ A}$ | | - | - | 100 | nA |
| h _{FE} | DC current gain | $V_{CE} = 5 V;$ $I_C = 10 \mu A$ | | - | 250 | - | |
| | | V _{CE} = 5 V; I _C = 100 μA | | 100 | - | - | |
| | | $V_{CE} = 5 V;$ $I_C = 2 mA$ | | 200 | 290 | 450 | |
| 02000 | collector-emitter saturation voltage | l _C = 10 mA; l _B = 0.5 mA | | - | 50 | 200 | mV |
| | | $I_{\rm C}$ = 100 mA; $I_{\rm B}$ = 5 mA | | - | 200 | 400 | mV |
| | base-emitter saturation voltage | l _C = 10 mA; l _B = 0.5 mA | <u>[1]</u> | - | 760 | - | mV |
| | | l _C = 100 mA; l _B = 5 mA | <u>[1]</u> | - | 910 | - | mV |
| V _{BE} k | base-emitter voltage | $V_{CE} = 5 V;$ $I_C = 2 mA$ | [2] | 610 | 660 | 710 | mV |
| | | $V_{CE} = 5 V;$ $I_C = 10 mA$ | [2] | - | - | 770 | mV |
| C _c | collector capacitance | $V_{CB} = 10 \text{ V};$ $I_E = i_e = 0 \text{ A};$ f = 1 MHz | | - | - | 1.5 | pF |
| C _e | emitter capacitance | $V_{EB} = 0.5 V;$ $I_{C} = i_{c} = 0 A;$ f = 1 MHz | | - | 11 | - | pF |
| f⊤ | transition frequency | $V_{CE} = 5 V;$ $I_{C} = 10 mA;$ f = 100 MHz | | 100 | 250 | - | MHz |
| NF | noise figure | $V_{CE} = 5 V;$ $I_{C} = 0.2 \text{ mA};$ $R_{S} = 2 \text{ k}\Omega;$ f = 10 Hz to 15.7 kHz | | - | 2.8 | - | dB |
| | | $V_{CE} = 5 V; I_{C} = 0.2 mA; R_{S} = 2 k\Omega; f = 1 kHz; B = 200 Hz$ | | - | 3.3 | - | dB |

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|---|----------------------|--|---------------------|------|------|------|
| Per transi | stor TR2 | | | | | |
| V _{EBS} | emitter-base voltage | V _{CB} = 0 V; I _E = -250 mA | - | - | -1.8 | V |
| | | V _{CB} = 0 V; I _E = -10 μA | -400 | - | - | mV |
| Per device | 9 | | | | | |
| I _{C1} /I _{E2} current matching | current matching | $V_{CE1} = 5 V;$ $I_{E2} = -0.5 mA;$ $T_{amb} \le 25 \ ^{\circ}C$ | <u>3</u> 0.92 | 1.02 | 1.12 | |
| | | $V_{CE1} = 5 V;$ $I_{E2} = -0.5 mA;$ $T_{amb} \le 150 \ ^{\circ}C$ | ^[3] 0.93 | - | 1.13 | |
| | | $\label{eq:VCE1} \begin{split} V_{CE1} &= 3 \text{ V};\\ I_{E2} &= -0.5 \text{ mA};\\ T_{amb} &\leq 25 ^\circ\text{C} \end{split}$ | <u>3</u> 0.91 | 1.01 | 1.11 | |
| | | $V_{CE1} = 1 V;$ $I_{E2} = -0.5 mA;$ $T_{amb} \le 25 \ ^{\circ}C$ | <u>[3]</u> 0.9 | 1 | 1.1 | |


Table 7.Characteristics ...continued $T_{amb} = 25 \,^{\circ}C$ unless otherwise specified

[1] V_{BEsat} decreases by about 1.7 mV/K with increasing temperature.

[2] V_{BE} decreases by about 2 mV/K with increasing temperature.

[3] Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.


NPN/NPN matched double transistor




NXP Semiconductors

BCM61B


NPN/NPN matched double transistor




NPN/NPN matched double transistor



8. Test information



9. Package outline



10. Packing information

Table 8. Packing methods


The indicated -xxx are the last three digits of the 12NC ordering code.[1]

| Type number Package | | Description | Packing quantity | |
|---------------------|---------|--------------------------------|------------------|-------|
| | | | 3000 | 10000 |
| BCM61B | SOT143B | 4 mm pitch, 8 mm tape and reel | -215 | -235 |

[1] For further information and the availability of packing methods, see Section 14.

NPN/NPN matched double transistor

11. Soldering



12. Revision history

| Table 9. Revision his | tory | | | |
|-----------------------|----------------------------------|--|------------------|------------|
| Document ID | Release date | Data sheet status | Change notice | Supersedes |
| BCM61B_2 | 20090828 | Product data sheet | - | BCM61B_1 |
| Modifications: | | eet was changed to reflec w legal definitions and dis | | |
| | Figure 13 "V | Vave soldering footprint SC | DT143B": updated | |
| BCM61B_1 | 20060919 | Product data sheet | - | - |

13. Legal information

13.1 Data sheet status

| Document status[1][2] | Product status ^[3] | Definition |
|--------------------------------|-------------------------------|---|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

13.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

13.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

13.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

14. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

BCM61B_2 Product data sheet

NPN/NPN matched double transistor

15. Contents

| 1 | Product profile 1 |
|------|---------------------------|
| 1.1 | General description |
| 1.2 | Features |
| 1.3 | Applications 1 |
| 1.4 | Quick reference data |
| 2 | Pinning information 2 |
| 3 | Ordering information 2 |
| 4 | Marking 2 |
| 5 | Limiting values 3 |
| 6 | Thermal characteristics 3 |
| 7 | Characteristics 4 |
| 8 | Test information 8 |
| 9 | Package outline 9 |
| 10 | Packing information9 |
| 11 | Soldering 10 |
| 12 | Revision history 11 |
| 13 | Legal information 12 |
| 13.1 | Data sheet status 12 |
| 13.2 | Definitions 12 |
| 13.3 | Disclaimers |
| 13.4 | Trademarks 12 |
| 14 | Contact information 12 |
| 15 | Contents 13 |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2009.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 28 August 2009 Document identifier: BCM61B_2





单击下面可查看定价,库存,交付和生命周期等信息

>>Nexperia(安世)