# 74HC573-Q100; 74HCT573-Q100

Octal D-type transparent latch; 3-state

Rev. 7 — 5 August 2024

**Product data sheet** 

### 1. General description

The 74HC573-Q100; 74HCT573-Q100 is an 8-bit D-type transparent latch with 3-state outputs. The device features latch enable (LE) and output enable ( $\overline{OE}$ ) inputs. When LE is HIGH, data at the inputs enter the latches. In this condition the latches are transparent, a latch output will change each time its corresponding D-input changes. When LE is LOW the latches store the information that was present at the inputs a set-up time preceding the HIGH-to-LOW transition of LE. A HIGH on  $\overline{OE}$  causes the outputs to assume a high-impedance OFF-state. Operation of the  $\overline{OE}$  input does not affect the state of the latches. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V<sub>CC</sub>.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

#### 2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
  - Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Wide supply voltage range from 2.0 V to 6.0 V
- CMOS low power dissipation
- · High noise immunity
- Input levels:
  - For 74HC573-Q100: CMOS level
  - For 74HCT573-Q100: TTL level
- Inputs and outputs on opposite sides of package allowing easy interface with microprocessors
- Useful as input or output port for microprocessors and microcomputers
- · 3-state non-inverting outputs for bus-oriented applications
- Common 3-state output enable input
- Multiple package options
- Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
- · Complies with JEDEC standards:
  - JESD8C (2.7 V to 3.6 V)
  - JESD7A (2.0 V to 6.0 V)
- ESD protection:
  - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
  - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- DHVQFN package with Side-Wettable Flanks enabling Automated Optical Inspection (AOI) of solder joints





# 3. Ordering information


**Table 1. Ordering information** 

Type number	Package									
	Temperature range	Name	Description	Version						
74HC573D-Q100 74HCT573D-Q100	-40 °C to +125 °C	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1						
74HC573PW-Q100 74HCT573PW-Q100	-40 °C to +125 °C	TSSOP20	plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1						
74HC573BQ-Q100 74HCT573BQ-Q100	-40 °C to +125 °C	DHVQFN20	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 × 4.5 × 0.85 mm	SOT764-1						

# 4. Functional diagram








**Product data sheet** 

# 5. Pinning information

### 5.1. Pinning



#### 5.2. Pin description

Table 2. Pin description

Symbol	Pin	Description
ŌĒ	1	3-state output enable input (active LOW)
D0, D1, D2, D3, D4, D5, D6, D7	2, 3, 4, 5, 6, 7, 8, 9	data input
GND	10	ground (0 V)
LE	11	latch enable input (active HIGH)
Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7	19, 18, 17, 16, 15, 14, 13, 12	3-state latch output
V <sub>CC</sub>	20	supply voltage

# 6. Functional description

#### **Table 3. Function table**

H = HIGH voltage level; h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition;

L = LOW voltage level; I = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition;

Z = high-impedance OFF-state.

Operating mode	Control		Input	Internal latches	Output
	OE	LE	Dn		Qn
Enable and read register	L	Н	L	L	L
(transparent mode)			Н	Н	Н
Latch and read register	L	L	I	L	L
			h	Н	Н
Latch register and disable outputs	Н	L	I	L	Z
			h	Н	Z

# 7. Limiting values

#### **Table 4. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+7	V
I <sub>IK</sub>	input clamping current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$	-	±20	mA
I <sub>OK</sub>	output clamping current	$V_{O} < -0.5 \text{ V or } V_{O} > V_{CC} + 0.5 \text{ V}$	-	±20	mA
Io	output current	$V_{O} = -0.5 \text{ V to } (V_{CC} + 0.5 \text{ V})$	-	±35	mA
I <sub>CC</sub>	supply current		-	+70	mA
$I_{GND}$	ground current		-70	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	[1]	-	500	mW

<sup>[1]</sup> For SOT163-1 (SO20) package: P<sub>tot</sub> derates linearly with 12.3 mW/K above 109 °C. For SOT360-1 (TSSOP20) package: P<sub>tot</sub> derates linearly with 10.0 mW/K above 100 °C. For SOT764-1 (DHVQFN20) package: P<sub>tot</sub> derates linearly with 12.9 mW/K above 111 °C.

# 8. Recommended operating conditions

#### Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	74HC573-Q100			74F	Unit		
			Min	Тур	Max	Min	Тур	Max	
V <sub>CC</sub>	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V <sub>CC</sub>	0	-	V <sub>CC</sub>	V
Vo	output voltage		0	-	V <sub>CC</sub>	0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	ambient temperature		-40	+25	+125	-40	+25	+125	°C
Δt/ΔV	input transition rise and fall	V <sub>CC</sub> = 2.0 V	-	-	625	-	-	-	ns/V
	rate	V <sub>CC</sub> = 4.5 V	-	1.67	139	-	1.67	139	ns/V
		V <sub>CC</sub> = 6.0 V	-	-	83	-	-	-	ns/V

# 9. Static characteristics

#### **Table 6. Static characteristics**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C			°C to 5 °C	-40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	Min	Max	
74HC57	3-Q100									
V <sub>IH</sub>	HIGH-level	V <sub>CC</sub> = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	V <sub>CC</sub> = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		V <sub>CC</sub> = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V
V <sub>IL</sub>	LOW-level	V <sub>CC</sub> = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
	input voltage	V <sub>CC</sub> = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
		V <sub>CC</sub> = 6.0 V	-	2.8	1.8	-	1.8	-	1.8	V
V <sub>OH</sub>	HIGH-level	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>								
	output voltage	I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 2.0 V	1.9	2.0	-	1.9	-	1.9	-	V
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 6.0 V	5.9	6.0	-	5.9	-	5.9	-	V
		I <sub>O</sub> = -6.0 mA; V <sub>CC</sub> = 4.5 V	3.98	4.32	-	3.84	-	3.7	-	V
		$I_{O}$ = -7.8 mA; $V_{CC}$ = 6.0 V	5.48	5.81	-	5.34	-	5.2	-	V
V <sub>OL</sub>	LOW-level	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>								
	output voltage	I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 2.0 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 6.0 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 6.0 mA; V <sub>CC</sub> = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V
		I <sub>O</sub> = 7.8 mA; V <sub>CC</sub> = 6.0 V	-	0.16	0.26	-	0.33	-	0.4	V
l <sub>l</sub>	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±0.1	-	±1.0	-	±1.0	μΑ
l <sub>oz</sub>	OFF-state output current	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 6.0 \text{ V}$ ; $V_O = V_{CC}$ or GND	-	-	±0.5	-	±5.0	-	±10.0	μΑ
I <sub>CC</sub>	supply current	V <sub>I</sub> = V <sub>CC</sub> or GND; I <sub>O</sub> = 0 A; V <sub>CC</sub> = 6.0 V	-	-	8.0	-	80	-	160	μΑ
C <sub>I</sub>	input capacitance		-	3.5	-					pF
<b>74HCT5</b>	73-Q100			<u> </u>	,		,			
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	2.0	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	-	0.8	V
V <sub>OH</sub>	HIGH-level	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 \text{ V}$								
	output voltage	I <sub>O</sub> = -20 μA	4.4	4.5	-	4.4	-	4.4	-	V
		I <sub>O</sub> = -6 mA	3.98	4.32	-	3.84	-	3.7	-	V
V <sub>OL</sub>	LOW-level	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 \text{ V}$								
	output voltage	Ι <sub>Ο</sub> = 20 μΑ	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 6.0 mA	-	0.16	0.26	-	0.33	-	0.4	V

Symbol	Parameter Conditions		25 °C			-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	Min	Max	
Iı	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$		-	±0.1	-	±1.0	-	±1.0	μΑ
I <sub>OZ</sub>		$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 5.5 V$ ; $V_O = V_{CC}$ or GND	-	-	±0.5	-	±5.0	-	±10	μΑ
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	8.0	-	80	-	160	μΑ
ΔI <sub>CC</sub>	additional supply current	$V_1 = V_{CC} - 2.1 \text{ V};$ other inputs at $V_{CC}$ or GND; $V_{CC} = 4.5 \text{ V}$ to 5.5 V; $I_0 = 0 \text{ A}$								
		per input pin; Dn inputs	-	35	126	-	158	-	172	μΑ
		per input pin; LE input	-	65	234	-	293	-	319	μΑ
		per input pin; OE input	-	125	450	-	563	-	613	μA
Cı	input capacitance		-	3.5	-	-	-	-	-	pF

# 10. Dynamic characteristics

#### **Table 7. Dynamic characteristics**

Voltages are referenced to GND (ground = 0 V);  $C_L$  = 50 pF unless otherwise specified; for test circuit see Fig. 9.

Symbol	Parameter	ter Conditions		25 °C			°C to 5 °C		°C to 5 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
74HC57	3-Q100									
t <sub>pd</sub>	propagation	Dn to Qn; see Fig. 5 [1]								
	delay	V <sub>CC</sub> = 2.0 V	-	47	150	-	190	-	225	ns
		V <sub>CC</sub> = 4.5 V	-	17	30	-	38	-	45	ns
		V <sub>CC</sub> = 5 V; C <sub>L</sub> = 15 pF	-	14	-	-	-	-	-	ns
		V <sub>CC</sub> = 6.0 V	-	14	26	-	33	-	38	ns
		LE to Qn; see Fig. 6 [1]								
		V <sub>CC</sub> = 2.0 V	-	50	150	-	190	-	225	ns
		V <sub>CC</sub> = 4.5 V	-	18	30	-	38	-	45	ns
		V <sub>CC</sub> = 5 V; C <sub>L</sub> = 15 pF	-	15	-	-	-	-	-	ns
		V <sub>CC</sub> = 6.0 V	-	14	26	-	33	-	38	ns
t <sub>en</sub>	enable time	OE to Qn; see Fig. 7 [2]								
		V <sub>CC</sub> = 2.0 V	-	44	140	-	175	-	210	ns
		V <sub>CC</sub> = 4.5 V	-	16	28	-	35	-	42	ns
		V <sub>CC</sub> = 6.0 V	-	13	24	-	30	-	36	ns
t <sub>dis</sub>	disable time	OE to Qn; see Fig. 7 [3]								
		V <sub>CC</sub> = 2.0 V	-	55	150	-	190	-	225	ns
		V <sub>CC</sub> = 4.5 V	-	20	30	-	38	-	45	ns
		V <sub>CC</sub> = 6.0 V	-	16	26	-	33	-	38	ns

Symbol	Parameter	Conditions			25 °C			°C to 5 °C	-40 °C to +125 °C		Unit
				Min	Тур	Max	Min	Max	Min	Max	-
t <sub>t</sub>	transition time	Qn; see Fig. 5	[4]								
		V <sub>CC</sub> = 2.0 V		-	14	60	-	75	-	90	ns
		V <sub>CC</sub> = 4.5 V		-	5	12	-	15	-	18	ns
		V <sub>CC</sub> = 6.0 V		-	4	10	-	13	-	15	ns
t <sub>W</sub>	pulse width	LE HIGH; see Fig. 6									
		V <sub>CC</sub> = 2.0 V		80	14	-	100	-	120	-	ns
		V <sub>CC</sub> = 4.5 V		16	5	-	20	-	24	-	ns
		V <sub>CC</sub> = 6.0 V		14	4	-	17	-	20	-	ns
t <sub>su</sub>	set-up time	Dn to LE; see Fig. 8									
		V <sub>CC</sub> = 2.0 V		50	11	-	65	-	75	-	ns
		V <sub>CC</sub> = 4.5 V		10	4	-	13	-	15	-	ns
		V <sub>CC</sub> = 6.0 V		9	3	-	11	-	13	-	ns
t <sub>h</sub>	hold time	Dn to LE; see Fig. 8									
		V <sub>CC</sub> = 2.0 V		5	3	-	5	-	5	-	ns
		V <sub>CC</sub> = 4.5 V		5	1	-	5	-	5	-	ns
		V <sub>CC</sub> = 6.0 V		5	1	-	5	-	5	-	ns
C <sub>PD</sub>	power dissipation capacitance	$C_L$ = 50 pF; f = 1 MHz; $V_I$ = GND to $V_{CC}$	[5]	-	26	-	-	-	-	-	pF
74HCT5	73-Q100										
t <sub>pd</sub>	propagation	Dn to Qn; see Fig. 5	[1]								
	delay	V <sub>CC</sub> = 4.5 V		-	20	35	-	44	-	53	ns
		V <sub>CC</sub> = 5 V; C <sub>L</sub> = 15 pF		-	17	-	-	-	-	-	ns
		LE to Qn; see Fig. 6	[1]								
		V <sub>CC</sub> = 4.5 V		-	18	35	-	44	-	53	ns
		V <sub>CC</sub> = 5 V; C <sub>L</sub> = 15 pF		-	15	-	-	-	-	-	ns
t <sub>en</sub>	enable time	OE to Qn; see Fig. 7	[2]								
		V <sub>CC</sub> = 4.5 V		-	17	30	-	38	-	45	ns
t <sub>dis</sub>	disable time	OE to Qn; see Fig. 7	[3]								
		V <sub>CC</sub> = 4.5 V		-	18	30	-	38	-	45	ns
t <sub>t</sub>	transition time	Qn; see Fig. 5	[4]								
		V <sub>CC</sub> = 4.5 V		-	5	12	-	15	-	18	ns
t <sub>W</sub>	pulse width	LE HIGH; see Fig. 6									
		V <sub>CC</sub> = 4.5 V		16	5	_	20	-	24	-	ns

Symbol	Parameter	Conditions	25 °C			-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>su</sub>	set-up time	Dn to LE; see Fig. 8								
		V <sub>CC</sub> = 4.5 V	13	7	-	16	-	20	-	ns
t <sub>h</sub>	hold time	Dn to LE; see Fig. 8								
		V <sub>CC</sub> = 4.5 V	9	4	-	11	-	15	-	ns
C <sub>PD</sub>	power dissipation capacitance	$C_L = 50 \text{ pF; } f = 1 \text{ MHz;}$ [5] V <sub>I</sub> = GND to V <sub>CC</sub> - 1.5 V	-	26	-	-	-	-	-	pF

- [1]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .
- [2]  $t_{en}$  is the same as  $t_{PZH}$  and  $t_{PZL}$ .
- [3]  $t_{dis}$  is the same as  $t_{PLZ}$  and  $t_{PHZ}$ .
- [4]  $t_t$  is the same as  $t_{THL}$  and  $t_{TLH}$ .
- [5]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:

 $f_i$  = input frequency in MHz;

 $f_0$  = output frequency in MHz;


C<sub>L</sub> = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs.}$ 

#### 10.1. Waveforms and test circuit






Fig. 6. Pulse width latch enable input (LE), propagation delay latch enable input (LE) to output (Qn) and output transition time





Fig. 7. Enable and disable times




Measurement points are given in <u>Table 8</u>.


The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 8. Set-up and hold times for data input (Dn) to latch input (LE)

**Table 8. Measurement points** 

Туре	Input	Output
	V <sub>M</sub>	V <sub>M</sub>
74HC573-Q100	0.5 × V <sub>CC</sub>	0.5 × V <sub>CC</sub>
74HCT573-Q100	1.3 V	1.3 V





Test data is given in Table 9.

Definitions test circuit:

 $R_T$  = Termination resistance should be equal to output impedance  $Z_0$  of the pulse generator;

C<sub>L</sub> = Load capacitance including jig and probe capacitance;

R<sub>L</sub> = Load resistance;

S1 = Test selection switch.

#### Fig. 9. Test circuit for measuring switching times


Table 9. Test data

Туре	Input		Load		S1 position			
	V <sub>I</sub>	t <sub>r</sub> , t <sub>f</sub>	CL	$R_L$	t <sub>PHL</sub> , t <sub>PLH</sub>	t <sub>PZH</sub> , t <sub>PHZ</sub>	t <sub>PZL</sub> , t <sub>PLZ</sub>	
74HC573-Q100	V <sub>CC</sub>	6 ns	15 pF, 50 pF	1 kΩ	open	GND	V <sub>CC</sub>	
74HCT573-Q100	3 V	6 ns	15 pF, 50 pF	1 kΩ	open	GND	V <sub>CC</sub>	

# 11. Package outline

#### SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
mm	2.65	0.3 0.1	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.1	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.05	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°


1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT163-1	075E04	MS-013				<del>99-12-27</del> 03-02-19

Fig. 10. Package outline SOT163-1 (SO20)

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1



#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT360-1		MO-153				<del>99-12-27</del> 03-02-19

Fig. 11. Package outline SOT360-1 (TSSOP20)




Fig. 12. Package outline SOT764-1 (DHVQFN20)

# 12. Abbreviations

#### **Table 10. Abbreviations**

Acronym	Description
ANSI	American National Standards Institute
CDM	Charged Device Model
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
ESDA	ElectroStatic Discharge Association
НВМ	Human Body Model
JEDEC	Joint Electron Device Engineering Council
TTL	Transistor-Transistor Logic

# 13. Revision history

#### Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes			
74HC_HCT573_Q100 v.7	20240805	Product data sheet	-	74HC_HCT573_Q100 v.6			
Modifications:	<u>Section 2</u> : ESD specification updated according to the latest JEDEC standard.						
74HC_HCT573_Q100 v.6	20210210	Product data sheet	-	74HC_HCT573_Q100 v.5			
Modifications:	Type number	ers 74HC573DB-Q100 and	74HCT573DB-Q	100 (SOT339-1) removed.			
74HC_HCT573_Q100 v.5	20200310	Product data sheet	-	74HC_HCT573_Q100 v.4			
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia.</li> <li>Legal texts have been adapted to the new company name where appropriate.</li> <li>Section 1 and Section 2 updated.</li> <li>Section 7: Derating values for Ptot total power dissipation updated.</li> </ul>						
74HC_HCT573_Q100 v.4	20150126	Product data sheet	-	74HC_HCT573_Q100 v.3			
Modifications:	• <u>Table 7</u> : Power dissipation capacitance condition for 74HCT573-Q100 is corrected.						
74HC_HCT573_Q100 v.3	20130305	Product data sheet	-	74HC_HCT573_Q100 v.2			
Modifications:	• 74HC573DB-Q100 and 74HCT573DB-Q100 added.						
74HC_HCT573_Q100 v.2	20120816	Product data sheet	-	74HC_HCT573_Q100 v.1			
74HC_HCT573_Q100 v.1	20120802	Product data sheet	-	-			

### 14. Legal information

#### **Data sheet status**

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <a href="https://www.nexperia.com">https://www.nexperia.com</a>.

#### **Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or

equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nexperia.com/profile/terms">http://www.nexperia.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### **Trademarks**

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

# **Contents**

1. General description	1
2. Features and benefits	1
3. Ordering information	2
4. Functional diagram	2
5. Pinning information	4
5.1. Pinning	4
5.2. Pin description	4
6. Functional description	5
7. Limiting values	5
8. Recommended operating conditions	5
9. Static characteristics	6
10. Dynamic characteristics	7
10.1. Waveforms and test circuit	g
11. Package outline	
12. Abbreviations	15
13. Revision history	15
14. Legal information	

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 5 August 2024

<sup>©</sup> Nexperia B.V. 2024. All rights reserved

# 单击下面可查看定价,库存,交付和生命周期等信息

>>Nexperia(安世)