Product data sheet

HEF4520B-Q100

Dual binary counter Rev. 1 — 14 March 2017

1 General description

The HEF4520B-Q100 is a dual 4-bit internally synchronous binary counter. The counter has an active HIGH clock input (nCP0) and an active LOW clock input (n $\overline{CP1}$), buffered outputs from all four bit positions (nQ0 to nQ3) and an active HIGH overriding asynchronous master reset input (nMR).

The counter advances on either the LOW-to-HIGH transition of the nCP0 input if $n\overline{CP1}$ is HIGH or the HIGH-to-LOW transition of the $n\overline{CP1}$ input if nCP0 is LOW. Either nCP0 or $n\overline{CP1}$ may be used as the clock input to the counter while the other clock input may be used as a clock enable input. Schmitt trigger action makes the clock input highly tolerant of slower clock rise and fall times. A HIGH on nMR resets the counter (nQ0 to nQ3 = LOW) independent of nCP0 and $n\overline{CP1}$.

It operates over a recommended V_{DD} power supply range of 3 V to 15 V referenced to V_{SS} (usually ground). Unused inputs must be connected to V_{DD} , V_{SS} , or another input.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 3) and is suitable for use in automotive applications.

2 Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 3)
 Specified from -40 °C to +85 °C
- · Tolerant of slow clock rise and fall times
- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Standardized symmetrical output characteristics
- ESD protection:
 - MIL-STD-883, method 3015 exceeds 2000 V
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
- Complies with JEDEC standard JESD 13-B

3 Ordering information


Table 1. Ordering information

All types operate from -40 °C to +85 °C.

Type number	r	Package					
		Name	Description	Version			
HEF4520BT-Q	100	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1			

ne<mark>x</mark>peria


4 Functional diagram



Dual binary counter

5 Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
1CP0, 2CP0	1, 9	clock input (LOW-to-HIGH triggered)
1CP1, 2CP1	2, 10	clock input (HIGH-to-LOW triggered)
1Q0 to 1Q3	3, 4, 5, 6	output
1MR, 2MR	7, 15	master reset input
V _{SS}	8	ground supply voltage
2Q0 to 2Q3	11, 12, 13, 14	output
V _{DD}	16	supply voltage

6 Functional description

Table 3	. Function	table ^[1]
---------	------------	----------------------

nCP0	nCP1	nMR	Mode
1	Н	L	counter advances
L	Ļ	L	counter advances
Ļ	Х	L	no change
Х	1	L	no change
1	L	L	no change
Н	Ļ	L	no change
X	X	Н	nQ0 to nQ3 = LOW

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care; \uparrow = positive-going transition; \downarrow = negative-going transition.

7 Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to VSS = 0 V (ground).

Symbol	Parameter	Conditions	Min	Мах	Unit
V _{DD}	supply voltage		-0.5	+18	V
I _{IK}	input clamping current	V_{I} < -0.5 V or V_{I} > V_{DD} + 0.5 V	-	±10	mA
VI	input voltage		-0.5	V _{DD} + 0.5	V
I _{OK}	output clamping current	$V_{\rm O}$ < -0.5 V or $V_{\rm O}$ > $V_{\rm DD}$ + 0.5 V	-	±10	mA
I _{I/O}	input/output current		-	±10	mA
I _{DD}	supply current		-	50	mA
T _{stg}	storage temperature	per output	-65	+150	°C
T _{amb}	ambient temperature		-40	+85	°C
P _{tot}	total power dissipation	SO16 package ^[1]	-	500	mW
Р	power dissipation		-	100	mW

[1] For SO16 package: P_{tot} derates linearly with 8 mW/K above 70 °C.

8 Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DD}	supply voltage		3	-	15	V
VI	input voltage		0	-	V _{DD}	V
T _{amb}	ambient temperature	in free air	-40	-	+85	°C
Δt/ΔV	input transition rise and fall rate	V _{DD} = 5 V	-	-	3.75	µs/V
		V _{DD} = 10 V	-	-	0.5	µs/V
		V _{DD} = 15 V	-	-	0.08	µs/V

© Nexperia B.V. 2017. All rights reserved.

9 Static characteristics

Table 6. Static characteristics

 V_{SS} = 0 V; V_I = V_{SS} or V_{DD} unless otherwise specified.

Symbol	Parameter	Conditions	V_{DD}	T _{amb} = -40 °C		T _{amb} = 25 °C		T _{amb} = 85 °C		Unit
				Min	Мах	Min	Max	Min	Мах	
V _{IH}	HIGH-level input	I ₀ < 1 μΑ	5 V	3.5	-	3.5	-	3.5	-	V
	voltage		10 V	7.0	-	7.0	-	7.0	-	V
			15 V	11.0	-	11.0	-	11.0	-	V
V _{IL}	LOW-level input	I ₀ < 1 μΑ	5 V	-	1.5	-	1.5	-	1.5	V
	voltage		10 V	-	3.0	-	3.0	-	3.0	V
			15 V	-	4.0	-	4.0	-	4.0	V
V _{OH}	HIGH-level output	I ₀ < 1 μA;	5 V	4.95	-	4.95	-	4.95	-	V
	voltage	$V_{I} = V_{SS} \text{ or } V_{DD}$	10 V	9.95	-	9.95	-	9.95	-	V
			15 V	14.95	-	14.95	-	14.95	-	V
V _{OL}	LOW-level output voltage	$ I_O < 1 \ \mu A;$ V _I = V _{SS} or V _{DD}	5 V	-	0.05	-	0.05	-	0.05	V
			10 V	-	0.05	-	0.05	-	0.05	V
			15 V	-	0.05	-	0.05	-	0.05	V
I _{OH}	HIGH-level output current	V _O = 2.5 V	5 V	-	-1.7	-	-1.4	-	-1.1	mA
		V _O = 4.6 V	5 V	-	-0.52	-	-0.44	-	-0.36	mA
		V _O = 9.5 V	10 V	-	-1.3	-	-1.1	-	-0.9	mA
		V _O = 13.5 V	15 V	-	-3.6	-	-3.0	-	-2.4	mA
I _{OL}	LOW-level output	V _O = 0.4 V	5 V	0.52	-	0.44	-	0.36	-	mA
	current	V _O = 0.5 V	10 V	1.3	-	1.1	-	0.9	-	mA
		V _O = 1.5 V	15 V	3.6	-	3.0	-	2.4	-	mA
I _I	input leakage current	V _{DD} = 15 V	15 V	-	±0.3	-	±0.3	-	±1.0	μA
I _{DD}	supply current	$I_{O} = 0 A;$	5 V	-	20	-	20	-	150	μA
		$V_{I} = V_{SS} \text{ or } V_{DD}$	10 V	-	40	-	40	-	300	μA
			15 V	-	80	-	80	-	600	μA
CI	input capacitance		-	-	-	-	7.5	-	-	pF

5/14

10 Dynamic characteristics

Table 7. Dynamic characteristics

 $V_{SS} = 0 V$; $T_{amb} = 25 °C$; for test circuit see Figure 6; unless otherwise specified.


Symbol	Parameter	Conditions	V _{DD}	Extrapolation formula	Min	Тур	Max	Unit
t _{PHL}	HIGH to LOW	nCP0, nCP1 to nQn;	5 V ^[1]	83 ns + (0.55 ns/pF)C _L	-	110	220	ns
	propagation delay	see <u>Figure 5</u>	10 V	39 ns + (0.23 ns/pF)C _L	-	50	100	ns
			15 V	32 ns + (0.16 ns/pF)C _L	-	40	80	ns
		nMR to nQn;	5 V	48 ns + (0.55 ns/pF)C _L	-	75	150	ns
		see <u>Figure 5</u>	10 V	24 ns + (0.23 ns/pF)C _L	-	35	70	ns
			15 V	17 ns + (0.16 ns/pF)C _L	-	25	50	ns
t _{PLH}	LOW to HIGH	nCP0, nCP1 to nQn;	5 V ^[1]	83 ns + (0.55 ns/pF)C _L	-	110	220	ns
	propagation delay	see <u>Figure 5</u>	10 V	39 ns + (0.23 ns/pF)C _L	-	50	100	ns
			15 V	32 ns + (0.16 ns/pF)C _L	-	40	80	ns
tt	transition time	nQn; see <u>Figure 5</u>	5 V ^[1]	10 ns + (1.00 ns/pF)C _L	-	60	120	ns
			10 V	9 ns + (0.42 ns/pF)C _L	-	30	60	ns
			15 V	6 ns + (0.28 ns/pF)C _L	-	20	40	ns
t _w pulse	pulse width	width nCP0 input LOW; minimum width; see <u>Figure 5</u>	5 V		60	30	-	ns
			10 V		30	15	-	ns
			15 V		20	10	-	ns
		nCP1 input HIGH; minimum width; see <u>Figure 5</u>	5 V		60	30	-	ns
			10 V		30	15	-	ns
			15 V		20	10	-	ns
		nMR input HIGH; minimum width; see <u>Figure 5</u>	5 V		30	15	-	ns
			10 V		20	10	-	ns
			15 V		16	8	-	ns
t _{su}	set-up time	nCP0 to nCP1;	5 V		50	25	-	ns
		see <u>Figure 5</u>	10 V		30	15	-	ns
			15 V		20	10	-	ns
		nCP1 to nCP0;	5 V		50	25	-	ns
		see <u>Figure 5</u>	10 V		30	15	-	ns
			15 V		20	10	-	ns
t _{rec}	recovery time	see <u>Figure 5</u>	5 V		50	25	-	ns
			10 V		30	15	-	ns
			15 V		20	10	-	ns
f _{max}	maximum	nCP0, nCP1;	5 V		8	16	-	MHz
	frequency	see <u>Figure 5</u>	10 V		15	30	-	MHz
			15 V		20	40	-	MHz

[1] The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown (C_L in pF).

Table 8. Dynamic power dissipation P_D

 P_D can be calculated from the formulas shown. $V_{SS} = 0$ V; $t_r = t_f \le 20$ ns; $T_{amb} = 25$ °C.

Symbol	Parameter	V _{DD}	Typical formula for P_D (μ W)	Where:
PD	dynamic power	5 V		f_i = input frequency in MHz,
	dissipation	10 V	$P_{D} = 3800 \times f_{i} + \Sigma (f_{o} \times C_{L}) \times V_{DD}^{2}$	f_o = output frequency in MHz, C_I = output load capacitance in pF,
		15 V		V_{DD} = supply voltage in V, $\Sigma(f_0 \times C_L)$ = sum of the outputs.



10.1 Waveforms and test circuit


Product data sheet

8/14

Nexperia

HEF4520B-Q100


Dual binary counter



Supply voltage	Input	Load		
V _{DD}	VI	V _M	t _r , t _f	CL
5 V to 15 V	V _{DD}	0.5V _I	≤ 20 ns	50 pF

Dual binary counter

11 Package outline



HEF4520B_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 1 — 14 March 2017

Dual binary counter

12 Abbreviations

Table 10. Abbreviations					
Acronym	Description				
DUT	Device Under Test				
ESD	ElectroStatic Discharge				
НВМ	Human Body Model				
MIL	Military				
MM	Machine Model				

13 Revision history

Table 11. Revision history							
Document ID	Release date	Data sheet status	Change notice	Supersedes			
HEF4520B_Q100 v.1	20170314	Product data sheet	-	-			

14 Legal information

14.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

Please consult the most recently issued document before initiating or completing a design. [1]

The term 'short data sheet' is explained in section "Definitions".

[2] [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

14.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification - The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

14.3 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia

Right to make changes - Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license - Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Suitability for use in automotive applications - This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

HEF4520B Q100 **Product data sheet** All information provided in this document is subject to legal disclaimers. Rev. 1 - 14 March 2017

12/14

Dual binary counter

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

14.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Nexperia

HEF4520B-Q100

Dual binary counter

Contents

1	General description	1
2	Features and benefits	1
3	Ordering information	1
4	Functional diagram	2
5	Pinning information	
5.1	Pinning	
5.2	Pin description	3
6	Functional description	
7	Limiting values	
8	Recommended operating conditions	4
9	Static characteristics	5
10	Dynamic characteristics	6
10.1	Waveforms and test circuit	8
11	Package outline	10
12	Abbreviations	11
13	Revision history	11
14	Legal information	12

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© Nexperia B.V. 2017.

All rights reserved.

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 14 March 2017 Document identifier: HEF4520B_Q100



单击下面可查看定价,库存,交付和生命周期等信息

>>Nexperia(安世)