

#### Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <a href="http://www.nxp.com">http://www.nxp.com</a>, <a href="http://www.semiconductors.philips.com/">http://www.nxp.com</a>, <a href="http://www.nexperia.com">http://www.nexperia.com</a>, <a href="http://www.nexperia.com">http://www.nexperia.com</a>)

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.


If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

## **DISCRETE SEMICONDUCTORS**

# DATA SHEET



PBSS5320T 20 V, 3 A PNP low V<sub>CEsat</sub> (BISS) transistor

Product data sheet Supersedes data of 2002 Aug 08 2004 Jan 15



## 20 V, 3 A PNP low V<sub>CEsat</sub> (BISS) transistor

### **PBSS5320T**

#### **FEATURES**

- Low collector-emitter saturation voltage  $V_{\text{CEsat}}$  and corresponding low  $R_{\text{CEsat}}$
- · High collector current capability
- · High collector current gain
- Improved efficiency due to reduced heat generation.

### **APPLICATIONS**

- · Power management applications
- Low and medium power DC/DC convertors
- · Supply line switching
- · Battery chargers
- Linear voltage regulation with low voltage drop-out (LDO).

### **DESCRIPTION**

PNP low  $V_{\text{CEsat}}$  transistor in a SOT23 plastic package. NPN complement: PBSS4320T.

#### **MARKING**

TYPE NUMBER	MARKING CODE(1)
PBSS5320T	ZH*

#### Note


- 1. \* = p: Made in Hong Kong.
  - \* = t: Made in Malaysia.
  - \* = W: Made in China.

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	UNIT
V <sub>CEO</sub>	collector-emitter voltage	-20	V
I <sub>C</sub>	collector current (DC)	-2	Α
I <sub>CRP</sub>	repetitive peak collector current	-3	А
R <sub>CEsat</sub>	equivalent on-resistance	105	mΩ

### **PINNING**

PIN	DESCRIPTION
1	base
2	emitter
3	collector



### **ORDERING INFORMATION**

TYPE NUMBER	PACKAGE			
TIPE NOWIBER	NAME DESCRIPTION VERSION			
PBSS5320T	_	<ul> <li>plastic surface mounted package; 3 leads</li> </ul> SOT		

20 V, 3 A PNP low  $V_{CEsat}$  (BISS) transistor

PBSS5320T

#### LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>CBO</sub>	collector-base voltage	open emitter	_	-20	V
V <sub>CEO</sub>	collector-emitter voltage	open base	_	-20	V
V <sub>EBO</sub>	emitter-base voltage	open collector	_	-5	V
I <sub>C</sub>	collector current (DC)		_	-2	Α
I <sub>CRP</sub>	repetitive peak collector current	note 1	_	-3	Α
I <sub>CM</sub>	peak collector current	single peak	_	-5	Α
I <sub>B</sub>	base current (DC)		_	-0.5	Α
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> ≤ 25 °C; note 2	_	300	mW
		T <sub>amb</sub> ≤ 25 °C; note 3	_	480	mW
		T <sub>amb</sub> ≤ 25 °C; note 4	_	540	mW
		T <sub>amb</sub> ≤ 25 °C; notes 1 and 2	-	1.2	W
T <sub>stg</sub>	storage temperature		-65	+150	°C
Tj	junction temperature		_	150	°C
T <sub>amb</sub>	operating ambient temperature		-65	+150	°C

### **Notes**

- 1. Operated under pulsed conditions: pulse width  $t_p \le 100$  ms; duty cycle  $\delta \le 0.25$ .
- 2. Device mounted on a printed-circuit board; single sided copper; tin plated; standard footprint.
- 3. Device mounted on a printed-circuit board; single sided copper; tin plated; mounting pad for collector 1 cm<sup>2</sup>.
- 4. Device mounted on a printed-circuit board; single sided copper; tin plated; mounting pad for collector 6 cm<sup>2</sup>.

#### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R <sub>th(j-a)</sub>	thermal resistance from junction to	in free air; note 1	417	K/W
	ambient	in free air; note 2	260	K/W
		in free air; note 3	230	K/W
		in free air; notes 1 and 4	104	K/W

#### **Notes**

- Device mounted on a printed-circuit board; single sided copper; tin plated; standard footprint.
- 2. Device mounted on a printed-circuit board; single sided copper; tin plated; mounting pad for collector 1 cm<sup>2</sup>.
- 3. Device mounted on a printed-circuit board; single sided copper; tin plated; mounting pad for collector 6 cm<sup>2</sup>.
- 4. Operated under pulsed conditions: pulse width  $t_p \leq 100$  ms; duty cycle  $\delta \leq 0.25$ .

# 20 V, 3 A PNP low $V_{\text{CEsat}}$ (BISS) transistor

PBSS5320T

### **CHARACTERISTICS**

 $T_{amb}$  = 25 °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I <sub>CBO</sub>	collector-base cut-off current	$V_{CB} = -20 \text{ V}; I_E = 0$	_	_	-100	nA
		$V_{CB} = -20 \text{ V}; I_E = 0; T_j = 150 ^{\circ}\text{C}$	_	_	-50	μΑ
I <sub>EBO</sub>	emitter-base cut-off current	$V_{EB} = -5 \text{ V}; I_C = 0$	_	_	-100	nA
h <sub>FE</sub>	DC current gain	$V_{CE} = -2 \text{ V}; I_{C} = -100 \text{ mA}$	220	_	_	
		$V_{CE} = -2 \text{ V}; I_{C} = -500 \text{ mA}$	220	_	_	
		$V_{CE} = -2 \text{ V}; I_{C} = -1 \text{ A}; \text{ note 1}$	200	_	_	
		$V_{CE} = -2 \text{ V}; I_{C} = -2 \text{ A}; \text{ note 1}$	150	_	_	
		$V_{CE} = -2 \text{ V}; I_{C} = -3 \text{ A}; \text{ note 1}$	100	_	_	
V <sub>CEsat</sub>	V <sub>CEsat</sub> collector-emitter saturation	$I_C = -500 \text{ mA}; I_B = -50 \text{ mA}$	_	_	-70	mV
	voltage	$I_C = -1 \text{ A}; I_B = -50 \text{ mA}$	_	_	-130	mV
	$I_C = -2 \text{ A}$ ; $I_B = -100 \text{ mA}$ ; note 1	_	_	-230	mV	
		$I_C = -2 \text{ A}$ ; $I_B = -200 \text{ mA}$ ; note 1	_	_	-210	mV
		$I_C = -3 \text{ A}$ ; $I_B = -300 \text{ mA}$ ; note 1	_	_	-300	mV
R <sub>CEsat</sub>	equivalent on-resistance	$I_C = -2 \text{ A}$ ; $I_B = -200 \text{ mA}$ ; note 1	_	75	105	mΩ
V <sub>BEsat</sub>	base-emitter saturation	$I_C = -2 \text{ A}$ ; $I_B = -100 \text{ mA}$ ; note 1	_	_	-1.1	٧
	voltage	$I_C = -3 \text{ A}$ ; $I_B = -300 \text{ mA}$ ; note 1	_	-	-1.2	V
V <sub>BE(on)</sub>	base-emitter turn-on voltage	$V_{CE} = -2 \text{ V}; I_{C} = -1 \text{ A}; \text{ note 1}$	-1.2	-	_	V
f <sub>T</sub>	transition frequency	$I_C = -100 \text{ mA}; V_{CE} = -5 \text{ V};$ f = 100 MHz	100	_	_	MHz
C <sub>c</sub>	collector capacitance	$V_{CB} = -10 \text{ V}; I_E = I_e = 0; f = 1 \text{ MHz}$	_	_	50	pF

### Note


1. Pulse test:  $t_p \le 300~\mu s;~\delta \le 0.02.$ 

2004 Jan 15 4

Downloaded From Oneyac.com

## 20 V, 3 A PNP low $V_{CEsat}$ (BISS) transistor


## PBSS5320T



 $V_{CE}$  = -2 V.

- (1)  $T_{amb} = 150 \, ^{\circ}C$ .
- (2)  $T_{amb} = 25 \, ^{\circ}C$ .
- (3)  $T_{amb} = -55 \, ^{\circ}C$ .


Fig.2 DC current gain as a function of collector current; typical values.



 $V_{CE} = -2 V$ .

- (1)  $T_{amb} = -55 \, ^{\circ}C$ .
- (2)  $T_{amb} = 25 \, ^{\circ}C$ .
- (3)  $T_{amb} = 150 \, ^{\circ}C$ .


Fig.3 Base-emitter voltage as a function of collector current; typical values.



 $I_{\rm C}/I_{\rm B}=10.$ 

- (1)  $T_{amb} = -55 \, ^{\circ}C$ .
- (2)  $T_{amb} = 25 \, ^{\circ}C$ .
- (3)  $T_{amb} = 150 \,^{\circ}\text{C}$ .

Fig.4 Base-emitter saturation voltage as a function of collector current; typical values.



 $I_{\rm C}/I_{\rm B} = 20.$ 

- (1)  $T_{amb} = -55 \, ^{\circ}C$ .
- (2)  $T_{amb} = 25 \, ^{\circ}C$ .
- (3)  $T_{amb} = 150 \, ^{\circ}C$ .

Fig.5 Base-emitter saturation voltage as a function of collector current; typical values.

# 20 V, 3 A PNP low $V_{CEsat}$ (BISS) transistor

### PBSS5320T






Fig.6 Collector-emitter saturation voltage as a function of collector current; typical values.



 $I_{\rm C}/I_{\rm B} = 20.$ 

- (1)  $T_{amb} = 150 \, ^{\circ}C$ .
- (2)  $T_{amb} = 25 \, ^{\circ}C$ .
- (3)  $T_{amb} = -55 \, ^{\circ}C$ .

Fig.7 Collector-emitter saturation voltage as a function of collector current; typical values.




 $I_{\rm C}/I_{\rm B} = 50.$ 

(1) T<sub>amb</sub> = 150 °C.

(3)  $T_{amb} = -55 \, ^{\circ}C$ .

- (2)  $T_{amb} = 25 \, ^{\circ}C$ .
- (3)  $T_{amb} = -55 \, ^{\circ}C$ .

Fig.8 Collector-emitter saturation voltage as a function of collector current; typical values.



 $I_{\rm C}/I_{\rm B} = 100.$ 

- (1)  $T_{amb} = 150 \, ^{\circ}C$ .
- (2)  $T_{amb} = 25 \, ^{\circ}C$ .
- (3)  $T_{amb} = -55 \, ^{\circ}C$ .

Fig.9 Collector-emitter saturation voltage as a function of collector current; typical values.

# 20 V, 3 A PNP low $V_{CEsat}$ (BISS) transistor

PBSS5320T





Fig.10 Equivalent on-resistance as a function of collector current; typical values.

# 20 V, 3 A PNP low $V_{CEsat}$ (BISS) transistor

PBSS5320T

### **PACKAGE OUTLINE**



OUTLINE	REFERENCES		EUROPEAN	ICCUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT23		TO-236AB				<del>-04-11-04</del> 06-03-16

2004 Jan 15 8

Downloaded From Oneyac.com

20 V, 3 A PNP low V<sub>CEsat</sub> (BISS) transistor

PBSS5320T

#### **DATA SHEET STATUS**

DOCUMENT STATUS <sup>(1)</sup>	PRODUCT STATUS <sup>(2)</sup>	DEFINITION
Objective data sheet	Development	This document contains data from the objective specification for product development.
Preliminary data sheet	Qualification	This document contains data from the preliminary specification.
Product data sheet	Production	This document contains the product specification.

#### **Notes**

- 1. Please consult the most recently issued document before initiating or completing a design.
- The product status of device(s) described in this document may have changed since this document was published
  and may differ in case of multiple devices. The latest product status information is available on the Internet at
  URL http://www.nxp.com.

#### **DISCLAIMERS**

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions

above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

## **NXP Semiconductors**

### **Customer notification**

This data sheet was changed to reflect the new company name NXP Semiconductors, including new legal definitions and disclaimers. No changes were made to the technical content, except for package outline drawings which were updated to the latest version.

#### **Contact information**

For additional information please visit: http://www.nxp.com
For sales offices addresses send e-mail to: salesaddresses@nxp.com

© NXP B.V. 2009

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands R75/02/pp10 Date of release: 2004 Jan 15 Document order number: 9397 750 12441



单击下面可查看定价,库存,交付和生命周期等信息

>>Nexperia(安世)