

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of http://www.nxp.com, http://www.nxp.com, http://www.nexperia.com, http://www.nexperia.com)

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved


Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia



100 V, 1 A NPN low V_{CEsat} (BISS) transistor Rev. 02 — 8 January 2007

Product data sheet

Product profile

1.1 General description

NPN low V_{CEsat} Breakthrough In Small Signal (BISS) transistor in a SOT223 (SC-73) small Surface-Mounted Device (SMD) plastic package.

PNP complement: PBSS9110Z.

1.2 Features

- Low collector-emitter saturation voltage V_{CEsat}
- High collector current capability I_C and I_{CM}
- High collector current gain (h_{FE}) at high I_C
- High efficiency due to less heat generation
- Smaller required Printed-Circuit Board (PCB) area than for conventional transistors

1.3 Applications

- High-voltage DC-to-DC conversion
- High-voltage MOSFET gate driving
- High-voltage motor control
- High-voltage power switches (e.g. motors, fans)
- Automotive applications

1.4 Quick reference data

Table 1. Quick reference data

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{CEO}	collector-emitter voltage	open base	-	-	100	V
I _C	collector current		-	-	1	Α
I _{CM}	peak collector current	single pulse; $t_p \le 1 \text{ ms}$	-	-	3	Α
R _{CEsat}	collector-emitter saturation resistance	$I_C = 1 A;$ $I_B = 100 \text{ mA}$	<u>[1]</u> _	160	200	mΩ

[1] Pulse test: $t_p \le 300 \,\mu\text{s}$; $\delta \le 0.02$.



100 V, 1 A NPN low V_{CEsat} (BISS) transistor

Pinning information 2.

Table 2. **Pinning**

	9		
Pin	Description	Simplified outline	Symbol
1	base		
2	collector	4	2, 4
3	emitter		1 —
4	collector	1 -2 -3	3
			sym016

Ordering information 3.

Table 3. **Ordering information**

Type number	Package			
	Name	Description	Version	
PBSS8110Z	SC-73	plastic surface-mounted package with increased heat sink; 4 leads	SOT223	

Marking 4.

Product data sheet

Table 4. Marking codes

3	
Type number	Marking code
PBSS8110Z	PB8110

Limiting values 5.

Table 5. **Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CBO}	collector-base voltage	open emitter	-	120	V
V_{CEO}	collector-emitter voltage	open base	-	100	V
V_{EBO}	emitter-base voltage	open collector	-	5	V
I_{C}	collector current		-	1	Α
I_{CM}	peak collector current	single pulse; $t_p \le 1 \text{ ms}$	-	3	Α
I _B	base current		-	0.3	Α
P _{tot}	total power dissipation	$T_{amb} \le 25 ^{\circ}C$	<u>[1]</u> _	0.65	W
			[2] _	1	W
			<u>[3]</u> _	1.4	W

PBSS8110Z_2 © NXP B.V. 2007. All rights reserved. Rev. 02 — 8 January 2007


100 V, 1 A NPN low V_{CEsat} (BISS) transistor

 Table 5.
 Limiting values ...continued

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
Tj	junction temperature		-	150	°C
T _{amb}	ambient temperature		-65	+150	°C
T _{stg}	storage temperature		-65	+150	°C

- [1] Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.
- [2] Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for collector 1 cm².
- [3] Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for collector 6 cm².



- (1) FR4 PCB, mounting pad for collector 6 cm²
- (2) FR4 PCB, mounting pad for collector 1 cm²
- (3) FR4 PCB, standard footprint

Fig 1. Power derating curves

6. Thermal characteristics

Table 6. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{th(j-a)} thermal resistance from	thermal resistance from	m in free air	<u>[1]</u> _	-	192	K/W
junction to ambient			[2] _	-	125	K/W
			[3] _	-	89	K/W
$R_{th(j-sp)}$	thermal resistance from junction to solder point		-	-	17	K/W

- [1] Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.
- [2] Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for collector 1 cm².
- [3] Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for collector 6 cm².

PBSS8110Z_2 © NXP B.V. 2007. All rights reserved.

100 V, 1 A NPN low V_{CEsat} (BISS) transistor

4 of 14




Fig 2. Transient thermal impedance from junction to ambient as a function of pulse duration; typical values





Fig 3. Transient thermal impedance from junction to ambient as a function of pulse duration; typical values

Product data sheet

100 V, 1 A NPN low V_{CEsat} (BISS) transistor

5 of 14



Product data sheet

6 of 14

100 V, 1 A NPN low V_{CEsat} (BISS) transistor

Characteristics 7.

Table 7. **Characteristics**

 $T_{amb} = 25 \,^{\circ}C$ unless otherwise specified.


Symbol	Parameter	Conditions		Min	Тур	Max	Unit
I _{CBO}	collector-base cut-off	$V_{CB} = 80 \text{ V}; I_E = 0 \text{ A}$		-	-	100	nA
	current	$V_{CB} = 80 \text{ V}; I_E = 0 \text{ A};$ $T_j = 150 \text{ °C}$		-	-	50	μА
I _{CES}	collector-emitter cut-off current	$V_{CE} = 80 \text{ V};$ $V_{BE} = 0 \text{ V}$		-	-	100	nA
I _{EBO}	emitter-base cut-off current	$V_{EB} = 4 \text{ V}; I_{C} = 0 \text{ A}$		-	-	100	nA
h _{FE}	DC current gain	$V_{CE} = 10 \text{ V};$ $I_C = 1 \text{ mA}$		150	-	-	
		$V_{CE} = 10 \text{ V};$ $I_{C} = 250 \text{ mA}$		150	-	500	
		$V_{CE} = 10 \text{ V};$ $I_{C} = 0.5 \text{ A}$	[1]	100	-	-	
		$V_{CE} = 10 \text{ V}; I_{C} = 1 \text{ A}$	<u>[1]</u>	80	-	-	
V _{CEsat}	collector-emitter saturation voltage	$I_C = 100 \text{ mA};$ $I_B = 10 \text{ mA}$		-	-	40	mV
		$I_C = 500 \text{ mA};$ $I_B = 50 \text{ mA}$	[1]	-	-	120	mV
	I _C = 1 A; I _B = 100 mA	[1]	-	-	200	mV	
R _{CEsat}	collector-emitter saturation resistance	I _C = 1 A; I _B = 100 mA	[1]	-	160	200	$m\Omega$
V_{BEsat}	base-emitter saturation voltage	I _C = 1 A; I _B = 100 mA	[1]	-	-	1.05	V
V_{BEon}	base-emitter turn-on voltage	$V_{CE} = 10 \text{ V}; I_{C} = 1 \text{ A}$	[1]	-	-	0.9	V
t _d	delay time	V _{CC} = 10 V;		-	25	-	ns
t _r	rise time	$I_C = 0.5 \text{ A};$		-	220	-	ns
t _{on}	turn-on time	- I _{Bon} = 0.025 A; I _{Boff} = -0.025 A		-	245	-	ns
t _s	storage time	2011		-	365	-	ns
t _f	fall time			-	185	-	ns
t _{off}	turn-off time			-	550	-	ns
f⊤	transition frequency	$V_{CE} = 10 \text{ V};$ $I_{C} = 50 \text{ mA};$ $f = 100 \text{ MHz}$		100	-	-	MHz
C _c	collector capacitance	$V_{CB} = 10 \text{ V};$ $I_E = i_e = 0 \text{ A};$ $f = 1 \text{ MHz}$		-	-	7.5	pF

^[1] Pulse test: $t_p \le 300~\mu s;~\delta \le 0.02.$

Product data sheet


PBSS8110Z_2 © NXP B.V. 2007. All rights reserved. Rev. 02 — 8 January 2007






- (1) $T_{amb} = 100 \, ^{\circ}C$
- (2) $T_{amb} = 25 \, ^{\circ}C$
- (3) $T_{amb} = -55 \, ^{\circ}C$

Fig 5. DC current gain as a function of collector current; typical values



T_{amb} = 25 °C

Fig 6. Collector current as a function of collector-emitter voltage; typical values




 $V_{CE} = 10 \text{ V}$

- (1) $T_{amb} = -55 \,^{\circ}C$
- (2) $T_{amb} = 25 \,^{\circ}C$
- (3) $T_{amb} = 100 \, ^{\circ}C$

Product data sheet

Fig 7. Base-emitter voltage as a function of collector current; typical values



 $I_{\rm C}/I_{\rm B} = 10$


- (1) $T_{amb} = -55 \, ^{\circ}C$
- (2) $T_{amb} = 25 \, ^{\circ}C$
- (3) $T_{amb} = 100 \, ^{\circ}C$

Fig 8. Base-emitter saturation voltage as a function of collector current; typical values

7 of 14

PBSS8110Z 2 © NXP B.V. 2007. All rights reserved. Rev. 02 — 8 January 2007


100 V, 1 A NPN low V_{CEsat} (BISS) transistor



$$I_{\rm C}/I_{\rm B} = 10$$

- (1) $T_{amb} = 100 \, ^{\circ}C$
- (2) $T_{amb} = 25 \,^{\circ}C$
- (3) $T_{amb} = -55 \, ^{\circ}C$


Fig 9. Collector-emitter saturation voltage as a function of collector current; typical values



$$T_{amb} = 25 \, ^{\circ}C$$

- (1) $I_C/I_B = 50$
- (2) $I_C/I_B = 20$

Fig 10. Collector-emitter saturation voltage as a function of collector current; typical values






- (1) $T_{amb} = 100 \, ^{\circ}C$
- (2) $T_{amb} = 25 \,^{\circ}C$

Product data sheet

(3) $T_{amb} = -55 \,^{\circ}C$

Fig 11. Collector-emitter saturation resistance as a function of collector current; typical values



$$T_{amb} = 25 \, ^{\circ}C$$

- (1) $I_C/I_B = 50$
- (2) $I_C/I_B = 20$

Fig 12. Collector-emitter saturation resistance as a function of collector current; typical values

8 of 14

PBSS8110Z 2 © NXP B.V. 2007. All rights reserved. Rev. 02 — 8 January 2007

8. Test information





Fig 13. BISS transistor switching time definition




 V_{CC} = 10 V; I_{C} = 0.5 A; I_{Bon} = 0.025 A; I_{Boff} = -0.025 A

Fig 14. Test circuit for switching times

100 V, 1 A NPN low V_{CEsat} (BISS) transistor

9. Package outline



10. Packing information

Table 8. Packing methods

The indicated -xxx are the last three digits of the 12NC ordering code.[1]

Type number	Package	Description	Packing	quantity
			1000	4000
PBSS8110Z	SOT223	8 mm pitch, 12 mm tape and reel	-115	-135

^[1] For further information and the availability of packing methods, see Section 14.

11. Soldering

Product data sheet





Fig 16. Reflow soldering footprint SOT223 (SC-73)



11 of 14

PBSS8110Z_2 © NXP B.V. 2007. All rights reserved. Rev. 02 — 8 January 2007

100 V, 1 A NPN low V_{CEsat} (BISS) transistor

12 of 14

12. Revision history

Table 9. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
PBSS8110Z_2	20070108	Product data sheet	-	PBSS8110Z_1	
Modifications:	 The format of the NXP Semiconde 	nis data sheet has been redes uctors.	igned to comply with th	e new identity guidelines of	
		e been adapted to the new co	mpany name where app	oropriate.	
		neral description": amended atures": amended			
	 Section 1.3 "Ap 	plications": amended			
	 Table 1 "Quick r 	reference data": conditions for	I _{CM} peak collector curre	ent adapted	
	• Table 1: R _{CEsat} equivalent on-resistance redefined to collector-emitter saturation resistance				
	 Table 2 "Pinning 	": simplified outline drawing a	mended		
	 Table 4 "Marking 	g codes": amended			
		g values": conditions for I _{CM} po		•	
		perating ambient temperature	redefined to ambient te	mperature	
	-	al characteristics": amended			
	 <u>Table 6</u>: R_{th(j-s)} t resistance from 	defined to R _{th(j-sp)} thermal			
	• Figure 2: amended				
	 Figure 2: Z_{th} transient thermal impedance red junction to ambient 	redefined to $Z_{th(j-a)}$ transient thermal impedance from			
	 Figure 2: t_p puls 	se time redefined to pulse dura	ation		
	• <u>Figure 3</u> and <u>4</u> :	added			
	• Table 7: R _{CEsat}	equivalent on-resistance rede	fined to collector-emitte	r saturation resistance	
	• <u>Table 7</u> : switching	-			
		nd 12: amended			
		information": added			
		rseded by minimized package	outline drawing		
		king information": added			
	Section 11 "Solo				
	<u> </u>	<u>jal information"</u> : updated			
PBSS8110Z_1	20040426	Product data sheet	-	-	

100 V, 1 A NPN low V_{CEsat} (BISS) transistor

13. Legal information

13.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

13.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

13.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

13.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

14. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

PBSS8110Z_2 © NXP B.V. 2007. All rights reserved.

100 V, 1 A NPN low V_{CEsat} (BISS) transistor

15. Contents

1	Product profile
1.1	General description
1.2	Features
1.3	Applications
1.4	Quick reference data 1
2	Pinning information 2
3	Ordering information
4	Marking 2
5	Limiting values 2
6	Thermal characteristics 3
7	Characteristics 6
8	Test information
9	Package outline 10
10	Packing information 10
11	Soldering 11
12	Revision history
13	Legal information
13.1	Data sheet status
13.2	Definitions
13.3	Disclaimers
13.4	Trademarks13
14	Contact information
15	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

ed by © NXP B.V. 2007.

All rights reserved.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 8 January 2007
Document identifier: PBSS8110Z_2



单击下面可查看定价,库存,交付和生命周期等信息

>>Nexperia(安世)