# ne<mark>x</mark>peria

#### Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <u>http://www.nxp.com</u>, <u>http://www.philips.com/</u> or <u>http://www.semiconductors.philips.com/</u>, use <u>http://www.nexperia.com</u>

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use **salesaddresses@nexperia.com** (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

PNP resistor-equipped transistors;  $R1 = 100 \text{ k}\Omega$ , R2 = openRev. 05 — 2 September 2009Product data shows a september 2009

Product data sheet

### 1. Product profile

### 1.1 General description

PNP resistor-equipped transistors.

#### Table 1. Product overview

Type number	Package	Package		
	NXP	JEITA		
PDTA115TE	SOT416	SC-75	PDTC115TE	
PDTA115TK	SOT346	SC-59	PDTC115TK	
PDTA115TM	SOT883	SC-101	PDTC115TM	
PDTA115TS <sup>[1]</sup>	SOT54 (TO-92)	SC-43A	PDTC115TS	
PDTA115TT	SOT23	-	PDTC115TT	
PDTA115TU	SOT323	SC-70	PDTC115TU	

Reduces component count

Circuit drivers

Reduces pick and place costs

[1] Also available in SOT54A and SOT54 variant packages (see Section 2)

### 1.2 Features

- Built-in bias resistors
- Simplifies circuit design

### 1.3 Applications

- General purpose switching and amplification
- Inverter and interface circuits

### 1.4 Quick reference data

#### Table 2. **Quick reference data**

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>CEO</sub>	collector-emitter voltage	open base	-	-	-50	V
l <sub>O</sub>	output current (DC)		-	-	-100	mA
R1	bias resistor 1 (input)		70	100	130	kΩ



PNP resistor-equipped transistors; R1 = 100 kΩ, R2 = open

### 2. Pinning information

Pin	Description	Simplified outline	Symbol
SOT54			
1	input (base)		
2	output (collector)		
3	GND (emitter)	001aab347	1 R1 3 006aaa217
SOT54A			
1	input (base)		
2	output (collector)		
3	GND (emitter)	001aab348	1 R1 3 006aaa217
SOT54 va	ariant		
1	input (base)		
2	output (collector)	TE:	
3	GND (emitter)	Contraction of the second seco	1 R1 006aaa217
SOT23, S	OT323, SOT346, SOT416		
1	input (base)		
2	GND (emitter)	3	
3	output (collector)	1 2 006aaa144	1 R1 Sym009
SOT883			
1	input (base)		
2	GND (emitter)		
3	output (collector)	2 Transparent top view	

PDTA115T\_SER\_5
Product data sheet

PNP resistor-equipped transistors; R1 = 100 k $\Omega$ , R2 = open

### 3. Ordering information

Table 4. Ordering information						
Type number	Package	ackage				
	Name	Description	Version			
PDTA115TE	SC-75	plastic surface mounted package; 3 leads	SOT416			
PDTA115TK	SC-59	plastic surface mounted package; 3 leads	SOT346			
PDTA115TM	SC-101	leadless ultra small plastic package; 3 solder lands; body $1.0\times0.6\times0.5$ mm	SOT883			
PDTA115TS <sup>[1]</sup>	SC-43A	plastic single-ended leaded (through hole) package; 3 leads	SOT54			
PDTA115TT	-	plastic surface mounted package; 3 leads	SOT23			
PDTA115TU	SC-70	plastic surface mounted package; 3 leads	SOT323			

[1] Also available in SOT54A and SOT54 variant packages (see Section 2 and Section 9).

### 4. Marking

Table 5.   Marking codes	
Type number	Marking code <sup>[1]</sup>
PDTA115TE	12
PDTA115TK	11
PDTA115TM	E8
PDTA115TS	TA115T
PDTA115TT	*AC
PDTA115TU	*11

[1] \* = -: made in Hong Kong

\* = p: made in Hong Kong

\* = t: made in Malaysia

\* = W: made in China

PNP resistor-equipped transistors; R1 = 100 k $\Omega$ , R2 = open

### 5. Limiting values

Table 6.Limiting valuesIn accordance with the Absolute Maximum Rating System (IEC 60134).					
Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CBO</sub>	collector-base voltage	open emitter	-	-50	V
V <sub>CEO</sub>	collector-emitter voltage	open base	-	-50	V
V <sub>EBO</sub>	emitter-base voltage	open collector	-	-5	V
lo	output current (DC)		-	-100	mA
I <sub>CM</sub>	peak collector current		-	-100	mA
P <sub>tot</sub>	total power dissipation	$T_{amb} \le 25 \ ^{\circ}C$			
	SOT416		<u>[1]</u> -	150	mW
	SOT346		<u>[1]</u> -	250	mW
	SOT883		[2][3] _	250	mW
	SOT54		<u>[1]</u> -	500	mW
	SOT23		<u>[1]</u> -	250	mW
	SOT323		<u>[1]</u> -	200	mW
T <sub>stg</sub>	storage temperature		-65	+150	°C
Tj	junction temperature		-	150	°C
T <sub>amb</sub>	ambient temperature		-65	+150	°C

[1] Refer to standard mounting conditions.

[2] Reflow soldering is the only recommended soldering method.

[3] Refer to SOT883 standard mounting conditions; FR4 printed-circuit board with 60 µm copper strip line.

### 6. Thermal characteristics

Table 7.	Thermal characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	in free air				
	SOT416		<u>[1]</u> -	-	833	K/W
	SOT346		<u>[1]</u> -	-	500	K/W
	SOT883		[2][3] _	-	500	K/W
	SOT54		<u>[1]</u> _	-	250	K/W
	SOT23		<u>[1]</u> _	-	500	K/W
	SOT323		<u>[1]</u> _	-	625	K/W

[1] Refer to standard mounting conditions.

[2] Reflow soldering is the only recommended soldering method.

[3] Refer to SOT883 standard mounting conditions; FR4 printed-circuit board with 60 µm copper strip line.


PNP resistor-equipped transistors; R1 = 100 k $\Omega$ , R2 = open

### 7. Characteristics

#### Table 8. Characteristics

T<sub>amb</sub> = 25 °C unless otherwise specified

ame	•					
Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
I <sub>CBO</sub>	collector-base cut-off current	$V_{CB} = -50 \text{ V}; I_E = 0 \text{ A}$	-	-	-100	nA
I <sub>CEO</sub>	collector-emitter	$V_{CE} = -30 \text{ V}; \text{ I}_{B} = 0 \text{ A}$	-	-	-1	μΑ
	cut-off current	V <sub>CE</sub> = -30 V; I <sub>B</sub> = 0 A; T <sub>j</sub> = 150 °C	-	-	-50	μΑ
I <sub>EBO</sub>	emitter-base cut-off current	$V_{EB} = -5 \text{ V}; I_C = 0 \text{ A}$	-	-	-100	nA
h <sub>FE</sub>	DC current gain	$V_{CE} = -5$ V; $I_C = -1$ mA	100	-	-	
V <sub>CEsat</sub>	collector-emitter saturation voltage	$I_{C} = -5 \text{ mA}; I_{B} = -0.25 \text{ mA}$	-	-	-150	mV
R1	bias resistor 1 (input)		70	100	130	kΩ
C <sub>c</sub>	collector capacitance	$V_{CB} = -10 \text{ V}; \text{ I}_{E} = \text{i}_{e} = 0 \text{ A};$ f = 1 MHz	-	-	3	pF




### **NXP Semiconductors**

### **PDTA115T series**

PNP resistor-equipped transistors; R1 = 100 k $\Omega$ , R2 = open

### 8. Package outline




#### Fig 3. Package outline SOT416 (SC-75)

PDTA115T\_SER\_5
Product data sheet

Rev. 05 — 2 September 2009

PNP resistor-equipped transistors; R1 = 100 k $\Omega$ , R2 = open



#### Fig 4. Package outline SOT346 (SC-59/TO-236)

PDTA115T\_SER\_5
Product data sheet

Rev. 05 — 2 September 2009

PNP resistor-equipped transistors; R1 = 100 k $\Omega$ , R2 = open





Fig 5. Package outline SOT883 (SC-101)

```
Product data sheet
```

PDTA115T\_SER\_5


**PNP** resistor-equipped transistors;  $R1 = 100 \text{ k}\Omega$ , R2 = open



#### Fig 6. Package outline SOT54 (SC-43A/TO-92)

PDTA115T\_SER\_5
Product data sheet


PNP resistor-equipped transistors; R1 = 100 k $\Omega$ , R2 = open



#### Fig 7.Package outline SOT54A

PDTA115T\_SER\_5
Product data sheet


**PNP** resistor-equipped transistors;  $R1 = 100 \text{ k}\Omega$ , R2 = open



#### Fig 8. Package outline SOT54 variant

PDTA115T\_SER\_5
Product data sheet

**PNP** resistor-equipped transistors;  $R1 = 100 \text{ k}\Omega$ , R2 = open




#### Fig 9. Package outline SOT23 (TO-236AB)

PDTA115T\_SER\_5
Product data sheet

Rev. 05 — 2 September 2009

PNP resistor-equipped transistors; R1 = 100 k $\Omega$ , R2 = open



#### Fig 10. Package outline SOT323 (SC-70)

PDTA115T\_SER\_5
Product data sheet

Rev. 05 — 2 September 2009

PNP resistor-equipped transistors; R1 = 100 k $\Omega$ , R2 = open

### 9. Packing information

#### Table 9.Packing methods

The indicated -xxx are the last three digits of the 12NC ordering code. [1]

Type number	Package	ckage Description		quantity	
			3000	5000	10000
PDTA115TE	SOT416	4 mm pitch, 8 mm tape and reel	-115	-	-135
PDTA115TK	SOT346	4 mm pitch, 8 mm tape and reel	-115	-	-135
PDTA115TM	SOT883	2 mm pitch, 8 mm tape and reel	-	-	-315
PDTA115TS	SOT54	bulk, straight leads	-	-412	-
	SOT54A	tape and reel, wide pitch	-	-	-116
	SOT54A	tape ammopack, wide patch	-	-	-126
	SOT54 variant	bulk, delta pinning	-	-112	-
PDTA115TT	SOT23	4 mm pitch, 8 mm tape and reel	-215	-	-235
PDTA115TU	SOT323	4 mm pitch, 8 mm tape and reel	-115	-	-135

[1] For further information and the availability of packing methods, see Section 12.

### PNP resistor-equipped transistors; R1 = 100 kΩ, R2 = open

### **10. Revision history**

Table 10. Revision his	story					
Document ID	Release date	Data sheet status	Change notice	Supersedes		
PDTA115T_SER_5	20090902	Product data sheet	-	PDTA115T_SER_4		
Modifications:		eet was changed to reflect w legal definitions and discl				
	<ul> <li>Figure 3 "Pa</li> </ul>	ckage outline SOT416 (SC-	75)": updated			
	<ul> <li>Figure 4 "Package outline SOT346 (SC-59/TO-236)": updated</li> </ul>					
	<ul> <li>Figure 9 "Package outline SOT23 (TO-236AB)": updated</li> </ul>					
	<ul> <li>Figure 10 "Package outline SOT323 (SC-70)": updated</li> </ul>					
PDTA115T_SER_4	20050405	Product data sheet	-	PDTA115TT_3		
PDTA115TT_3	20040907	Objective data sheet	-	PDTA115TT_2		
PDTA115TT_2	20040518	Objective data sheet	-	PDTA115TT_1		
PDTA115TT_1	20040323	Objective data sheet	-	-		

### **11. Legal information**

### 11.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

### 11.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 11.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

#### 11.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### **12. Contact information**

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

PDTA115T\_SER\_5
Product data sheet

### **NXP Semiconductors**

### **PDTA115T series**

PNP resistor-equipped transistors; R1 = 100 k $\Omega$ , R2 = open

### 13. Contents

1	Product profile 1
1.1	General description
1.2	Features 1
1.3	Applications 1
1.4	Quick reference data
2	Pinning information 2
3	Ordering information 3
4	Marking
5	Limiting values 4
6	Thermal characteristics 4
7	Characteristics 5
8	Package outline 6
9	Packing information 14
10	Revision history 15
11	Legal information 16
11.1	Data sheet status 16
11.2	Definitions
11.3	Disclaimers 16
11.4	Trademarks 16
12	Contact information 16
13	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2009.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 2 September 2009 Document identifier: PDTA115T\_SER\_5





单击下面可查看定价,库存,交付和生命周期等信息

>>Nexperia(安世)