

50 V, 100 mA PNP resistor-equipped transistors

Rev. 1 — 18 December 2015

Product data sheet

1. Product profile

1.1 General description

100 mA PNP Resistor-Equipped Transistor (RET) family in a leadless ultra small DFN1010D-3 (SOT1215) Surface-Mounted Device (SMD) plastic package with visible and solderable side pads.

Table 1. Product overview

Type number	R1	R2	Nexperia	NPN complement
PDTA143EQA	4.7 kΩ	4.7 kΩ	DFN1010D-3	PDTC143EQA
PDTA114EQA	10 kΩ	10 kΩ	(SOT1215)	PDTC114EQA
PDTA124EQA	22 kΩ	22 kΩ		PDTC124EQA
PDTA144EQA	47 kΩ	47 kΩ		PDTC144EQA

1.2 Features and benefits

- 100 mA output current capability
- built-in bias resistors
- simplifies circuit design
- reduces component count

1.3 Applications

- digital applications
- cost saving alternative for BC847/BC857 series in digital applications

1.4 Quick reference data

Table 2. Quick reference data

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{CEO}	collector-emitter voltage	open base	-	-	-50	V
I _O	output current		-	-	-100	mA

- reduced pick and place costs
- Iow package height of 0.37 mm
- AEC-Q101 qualified
- suitable for Automatic Optical Inspection (AOI) of solder joint
- controlling IC inputs
- switching loads

nexperia

50 V, 100 mA PNP resistor-equipped transistors

2. Pinning information

Table 3.	Pinning			
Pin	Symbol	Description	Simplified outline	Graphic symbol
1	I	input (base)		
2	GND	GND (emitter)		
3	0	output (collector)		
4	0	output (collector)	2 4 3 Transparent top view	GND

3. Ordering information


Table 4. Ordering information							
Type number	Package						
	Name	Description	Version				
PDTA143EQA	DFN1010D-3	plastic thermal enhanced ultra thin small outline	SOT1215				
PDTA114EQA		package; no leads; 3 terminals; body: $1.1 \times 1.0 \times 0.37$ mm					
PDTA124EQA							
PDTA144EQA							

50 V, 100 mA PNP resistor-equipped transistors

4. Marking

Table 5. Marking codes	
Type number	Marking code
PDTA143EQA	10 10 11
PDTA114EQA	11 01 11
PDTA124EQA	10 11 10
PDTA144EQA	10 01 11

4.1 Binary marking code description




50 V, 100 mA PNP resistor-equipped transistors

5. Limiting values

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CBO}	collector-base voltage	open emitter	-	-50	V
V _{CEO}	collector-emitter voltage	open base	-	-50	V
V _{EBO}	emitter-base voltage	open collector	-	-10	V
VI	input voltage				
	PDTA143EQA		-30	+10	V
	PDTA114EQA		-40	+10	V
	PDTA124EQA		-40	+10	V
	PDTA144EQA		-40	+10	V
I _O	output current		-	-100	mA
P _{tot}	total power dissipation	$T_{amb} \le 25 \ ^{\circ}C$	<u>[1]</u> -	280	mW
			[2] _	440	mW
Tj	junction temperature		-	150	°C
T _{amb}	ambient temperature		-55	+150	°C
T _{stg}	storage temperature		-65	+150	°C

[1] Device mounted on an FR4 Printed-Circuit Board (PCB), single-sided copper, tin-plated and standard footprint.

[2] Device mounted on an FR4 PCB, 4-layer copper, tin-plated and standard footprint.



50 V, 100 mA PNP resistor-equipped transistors


6. Thermal characteristics

				_		
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
uit a)	· · · · · · · · · · · · · · · · · · ·	in free air [1]	-	-	446	K/W
	to ambient	[2]	-	-	284	K/W

Table 7. Thermal characteristics

[1] Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.

[2] Device mounted on an FR4 PCB, 4-layer copper, tin-plated and standard footprint.



Product data sheet

Rev. 1 — 18 December 2015

50 V, 100 mA PNP resistor-equipped transistors

7. Characteristics

Table 8. **Characteristics** $T_{amb} = 25 \ ^{\circ}C$ unless otherwise specified. Symbol Parameter Conditions Min Тур Max Unit $V_{CB} = -50 \text{ V}; I_E = 0 \text{ A}$ I_{CBO} collector-base cut-off -100 nA current $V_{CE} = -30; I_B = 0 A;$ collector-emitter cut -1 μΑ ICEO off current V_{CE} = -30; I_B = 0 A; T_i = 150 °C -5 μA emitter-base cut-off current I_{EBO} PDTA143EQA $V_{EB} = -5 \text{ V}; I_{C} = 0 \text{ A}$ -900 μΑ PDTA114EQA -400 μA PDTA124EQA -180 μΑ PDTA144EQA -90 μΑ DC current gain h_{FE} PDTA143EQA $V_{CE} = -5 \text{ V}; I_{C} = -10 \text{ mA}$ 30 PDTA114EQA $V_{CE} = -5 \text{ V}; I_{C} = -5 \text{ mA}$ 30 _ $V_{CE} = -5 \text{ V}; \text{ I}_{C} = -5 \text{ mA}$ PDTA124EQA 60 PDTA144EQA $V_{CE} = -5 \text{ V}; I_{C} = -5 \text{ mA}$ 80 $I_{\rm C}$ = -10 mA; $I_{\rm B}$ = -0.5 mA V_{CEsat} collector-emitter -150 m٧ saturation voltage $V_{\text{I(off)}}$ off-state input voltage PDTA143EQA $V_{CE} = -5 \text{ V}; I_{C} = -100 \text{ }\mu\text{A}$ -1.1 -0.5 V PDTA114EQA V -1.1 -0.8 PDTA124EQA -1.1 -0.8 V PDTA144EQA V -1.2 -0.8 V_{I(on)} on-state input voltage $V_{CE} = -0.3 \text{ V}; I_{C} = -20 \text{ mA}$ V PDTA143EQA -2.5 -1.9 $V_{CE} = -0.3 \text{ V}; I_{C} = -10 \text{ mA}$ -1.8 V PDTA114EQA -2.5 $V_{CE} = -0.3 \text{ V}; I_C = -5 \text{ mA}$ PDTA124EQA -2.5 -1.7 V _ $V_{CE} = -0.3 \text{ V}; I_C = -2 \text{ mA}$ PDTA144EQA -3 -1.6 V [1] R1 bias resistor 1 (input) PDTA143EQA 3.3 4.7 6.1 kΩ PDTA114EQA 7 10 13 kΩ PDTA124EQA 15.4 22 28.6 kΩ PDTA144EQA 33 47 61 kΩ R2/R1 bias resistor ratio [1] 0.8 1.2 1 pF Cc collector capacitance $V_{CB} = -10 \text{ V}; I_E = i_e = 0 \text{ A}; f = 1 \text{ MHz}$ 3 V_{CE} = -5 V; I_C = -10 mA; f = 100 MHz f_T transition frequency [2] 180 _ MHz


[1] See section test information for resistor calculation and test conditions.

[2] Characteristics of built-in transistor.

PDTA143_114_124_144EQA_SER
Product data sheet

PDTA143/114/124/144EQA series

50 V, 100 mA PNP resistor-equipped transistors




PDTA143_114_124_144EQA_SER

All information provided in this document is subject to legal disclaimers.


PDTA143/114/124/144EQA series

50 V, 100 mA PNP resistor-equipped transistors




PDTA143/114/124/144EQA series

50 V, 100 mA PNP resistor-equipped transistors




PDTA143/114/124/144EQA series

50 V, 100 mA PNP resistor-equipped transistors




PDTA143/114/124/144EQA series

50 V, 100 mA PNP resistor-equipped transistors




PDTA143/114/124/144EQA series

50 V, 100 mA PNP resistor-equipped transistors



PDTA143/114/124/144EQA series

50 V, 100 mA PNP resistor-equipped transistors




PDTA143_114_124_144EQA_SER

Product data sheet

PDTA143/114/124/144EQA series

50 V, 100 mA PNP resistor-equipped transistors



All information provided in this document is subject to legal disclaimers

Product data sheet

Rev. 1 — 18 December 2015

50 V, 100 mA PNP resistor-equipped transistors

8. Test information

8.1 Quality information

This product has been qualified in accordance with the Automotive Electronics Council (AEC) standard *Q101* - *Stress test qualification for discrete semiconductors*, and is suitable for use in automotive applications.


8.2 Resistor calculation

• Calculation of bias resistor 1 (R1):

$$R1 = \frac{V(I_{12}) - V(I_{11})}{I_{12} - I_{11}}$$

• Calculation of bias resistor ratio (R2/R1):

$$\frac{R2}{R1} = \frac{V(I_{I4}) - V(I_{I3})}{R1 \cdot (I_{I4} - I_{I3})} - 1$$




8.3 Resistor test conditions

Table 9. Resistor test conditions

Type number	R1	R2	Test conditions			
	(kΩ)	(kΩ)	I _{I1}	I _{I2}	I _{I3}	I ₁₄
PDTA143EQA	4.7	4.7	–600 μA	–700 μA	600 μA	700 μA
PDTA114EQA	10	10	–350 μA	–450 μA	350 μA	450 μA
PDTA124EQA	22	22	–150 μA	–230 μA	150 μA	230 μA
PDTA144EQA	47	47	–55 μA	–105 μA	55 μΑ	105 μA


50 V, 100 mA PNP resistor-equipped transistors

9. Package outline



50 V, 100 mA PNP resistor-equipped transistors

10. Soldering



Product data sheet

50 V, 100 mA PNP resistor-equipped transistors

11. Revision history

Table 10. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PDTA143/114/124/144EQA_	20151218	Product data sheet	-	-
SER v.1				

50 V, 100 mA PNP resistor-equipped transistors

12. Legal information

12.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

12.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any

representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and

customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

12.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This Nexperia product has been gualified for use in automotive

applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale - Nexperia

products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

PDTA143_114_124_144EQA_SER

All information provided in this document is subject to legal disclaimers.

between the translated and English versions.

are the property of their respective owners.

12.4 Trademarks

50 V, 100 mA PNP resistor-equipped transistors

Translations — A non-English (translated) version of a document is for

reference only. The English version shall prevail in case of any discrepancy

Notice: All referenced brands, product names, service names and trademarks

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

13. Contact information

For more information, please visit: <u>http://www.nexperia.com</u>

For sales office addresses, please send an email to: salesaddresses@nexperia.com

50 V, 100 mA PNP resistor-equipped transistors

14. Contents

1	Product profile 1
1.1	General description 1
1.2	Features and benefits 1
1.3	Applications 1
1.4	Quick reference data 1
2	Pinning information 2
3	Ordering information 2
4	Marking 3
4.1	Binary marking code description 3
5	Limiting values 3
6	Thermal characteristics 5
7	Characteristics
8	Test information 15
8.1	Quality information 15
8.2	Resistor calculation 15
8.3	Resistor test conditions 15
9	Package outline 16
10	Soldering 17
11	Revision history 18
12	Legal information
12.1	Data sheet status 19
12.2	Definitions 19
12.3	Disclaimers
12.4	Trademarks 20
13	Contact information 20
14	Contents 21

© Nexperia B.V. 2017. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 18 December 2015



单击下面可查看定价,库存,交付和生命周期等信息

>>Nexperia(安世)