ne<mark>x</mark>peria

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <u>http://www.nxp.com</u>, <u>http://www.philips.com/</u> or <u>http://www.semiconductors.philips.com/</u>, use <u>http://www.nexperia.com</u>

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use **salesaddresses@nexperia.com** (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

PNP/PNP matched double transistors

Rev. 03 — 28 August 2009

Product data sheet

1. Product profile

1.1 General description

PNP/PNP matched double transistors in small Surface-Mounted Device (SMD) plastic packages. The transistors in the SOT666 and SOT363 (SC-88) packages are fully isolated internally.

Table 1. Product overview

Type number	Package		PNP/PNP h _{FE1} /h _{FE2}	NPN/NPN	
	NXP	JEITA	0.95 complement	complement	
PMP5201V	SOT666	-	PMP5501V	PMP4201V	
PMP5201G	SOT353	SC-88A	PMP5501G	PMP4201G	
PMP5201Y	SOT363	SC-88	PMP5501Y	PMP4201Y	

1.2 Features

- Current gain matching
- Base-emitter voltage matching
- Common emitter configuration for SOT353 types
- Application-optimized pinout

1.3 Applications

- Current mirror
- Differential amplifier

1.4 Quick reference data

Table 2. Quick reference data

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Per transis	stor					
V _{CEO}	collector-emitter voltage	open base	-	-	-45	V
I _C	collector current		-	-	-100	mA
h _{FE}	DC current gain	V _{CE} = -5 V; I _C = -2 mA	200	290	450	



PNP/PNP matched double transistors

Table 2. Quick reference data continued						
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Per device)					
h _{FE1} /h _{FE2}	h _{FE} matching	$V_{CE} = -5 V;$ $I_{C} = -2 mA$	<u>[1]</u> 0.98	1	-	
$V_{BE1} - V_{BE2}$	V _{BE} matching	$V_{CE} = -5 V;$ $I_C = -2 mA$	[2] _	-	2	mV

[1] The smaller of the two values is taken as the numerator.

[2] The smaller of the two values is subtracted from the larger value.

Pinning information 2.

Pin	Description	Simplified outline	Symbol		
SOT666;	SOT363				
1	base TR1				
2	base TR2	6 5 4	6 5 4		
3	collector TR2				
4	emitter TR2				
5	emitter TR1		1 2 3 006aaa550		
6	collector TR1	001aab555	00688855		
SOT353					
1	base TR1				
2	emitter TR1, TR2		5 4		
3	base TR2				
4	collector TR2				
5	collector TR1				

Ordering information 3.

Table 4. Orderin	ng informatior	1	
Type number	Package		
	Name	Description	Version
PMP5201V	-	plastic surface-mounted package; 6 leads	SOT666
PMP5201G	SC-88A	plastic surface-mounted package; 5 leads	SOT353
PMP5201Y	SC-88	plastic surface-mounted package; 6 leads	SOT363

PNP/PNP matched double transistors

4. Marking

Table 5. Marking codes	
Type number	Marking code ^[1]
PMP5201V	EC
PMP5201G	R5*
PMP5201Y	S9*

[1] * = -: made in Hong Kong

* = p: made in Hong Kong

* = t: made in Malaysia

* = W: made in China

5. Limiting values

Table 6. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
Per transis	stor				
V _{CBO}	collector-base voltage	open emitter	-	-50	V
V _{CEO}	collector-emitter voltage	open base	-	-45	V
V _{EBO}	emitter-base voltage	open collector	-	-5	V
I _C	collector current		-	-100	mA
I _{CM}	peak collector current	single pulse; t _p ≤ 1 ms	-	-200	mA
P _{tot}	total power dissipation	$T_{amb} \le 25 \ ^{\circ}C$			
	SOT666		[1][2] _	200	mW
	SOT353		<u>[1]</u> _	200	mW
	SOT363		<u>[1]</u> _	200	mW
Per device	;				
P _{tot}	total power dissipation	$T_{amb} \le 25 \ ^{\circ}C$			
	SOT666		[1][2] _	300	mW
	SOT353		<u>[1]</u> _	300	mW
	SOT363		<u>[1]</u> _	300	mW
Tj	junction temperature		-	150	°C
T _{amb}	ambient temperature		-65	+150	°C
T _{stg}	storage temperature		-65	+150	°C

[1] Device mounted on an FR4 Printed-Circuit Board (PCB), single-sided copper, tin-plated and standard footprint.

[2] Reflow soldering is the only recommended soldering method.

PNP/PNP matched double transistors

6. Thermal characteristics

Table 7.	Thermal characteristics	5				
Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
Per trans	istor					
R _{th(j-a)}	thermal resistance from junction to ambient	in free air				
	SOT666		[1][2]	-	625	K/W
	SOT353		<u>[1]</u> _	-	625	K/W
	SOT363		<u>[1]</u> _	-	625	K/W
Per devic	e					
R _{th(j-a)}	thermal resistance from junction to ambient	in free air				
	SOT666		[1][2] _	-	416	K/W
	SOT353		<u>[1]</u> _	-	416	K/W
	SOT363		<u>[1]</u> _	-	416	K/W

[1] Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.

[2] Reflow soldering is the only recommended soldering method.

7. Characteristics

Table 8.Characteristics

T_{amb} = 25 °C unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Per transi	stor					
I _{CBO} collector-base cut-off current		V _{CB} = -30 V; I _E = 0 A	-	-	-15	nA
		V _{CB} = -30 V; I _E = 0 A; T _j = 150 °C	-	-	-5	μΑ
I _{EBO}	emitter-base cut-off current	$V_{EB} = -5 V;$ $I_C = 0 A$	-	-	-100	nA
h _{FE}	DC current gain	$V_{CE} = -5 V;$ $I_{C} = -10 \mu A$	-	250	-	
		$V_{CE} = -5 V;$ $I_{C} = -2 mA$	200	290	450	
V _{CEsat}	collector-emitter saturation voltage	$I_{C} = -10 \text{ mA};$ $I_{B} = -0.5 \text{ mA}$	-	-50	-200	mV
		$I_{C} = -100 \text{ mA};$ $I_{B} = -5 \text{ mA}$	-	-200	-400	mV
V _{BEsat}	base-emitter saturation voltage	$I_{C} = -10 \text{ mA};$ $I_{B} = -0.5 \text{ mA}$	<u>[1]</u> -	-760	-	mV
		l _C = –100 mA; l _B = –5 mA	<u>[1]</u> -	-920	-	mV

PMP5201V_G_Y_3
Product data sheet

PNP/PNP matched double transistors

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{BE}	base-emitter voltage	V _{CE} = -5 V; I _C = -2 mA	[2] -600	-650	-700	mV
		$V_{CE} = -5 \text{ V};$ $I_{C} = -10 \text{ mA}$	[2] _	-	-760	mV
C _c	collector capacitance	$V_{CB} = -10 \text{ V};$ $I_E = i_e = 0 \text{ A};$ f = 1 MHz	-	-	2.2	pF
C _e	emitter capacitance	$V_{EB} = -0.5 \text{ V};$ $I_C = i_c = 0 \text{ A};$ f = 1 MHz	-	10	-	pF
f _T	transition frequency	$V_{CE} = -5 V;$ $I_{C} = -10 mA;$ f = 100 MHz	100	175	-	MHz
NF	noise figure	$V_{CE} = -5 V;$ $I_{C} = -0.2 mA;$ $R_{S} = 2 k\Omega;$ f = 10 Hz to 15.7 kHz	-	1.6	-	dB
		$V_{CE} = -5 V; \\ I_{C} = -0.2 \text{ mA}; \\ R_{S} = 2 \text{ k}\Omega; \\ f = 1 \text{ kHz}; \\ B = 200 \text{ Hz}$	-	3.1	-	dB
Per device	l.					
h _{FE1} /h _{FE2}	h _{FE} matching	$V_{CE} = -5 V;$ $I_{C} = -2 mA$	<u>3</u> 0.98	1	-	
$V_{BE1} - V_{BE2}$	V _{BE} matching	V _{CE} = -5 V; I _C = -2 mA	<u>[4]</u> _	-	2	mV

Characteristics ... continued Table 8.

 $T_{omb} = 25 \,^{\circ}C$ unless otherwise specified


[1] V_{BEsat} decreases by about 1.7 mV/K with increasing temperature.

[2] V_{BE} decreases by about 2 mV/K with increasing temperature.

[3] The smaller of the two values is taken as the numerator.


[4] The smaller of the two values is subtracted from the larger value.

PNP/PNP matched double transistors




PMP5201V_G_Y_3
Product data sheet

PNP/PNP matched double transistors




PNP/PNP matched double transistors

8. Application information



9. Package outline



PMP5201V_G_Y_3 Product data sheet

Rev. 03 — 28 August 2009

PNP/PNP matched double transistors

10. Packing information


Table 9. **Packing methods** The indicated -xxx are the last three digits of the 12NC ordering code.[1] Type number Package Description **Packing quantity** 3000 4000 8000 10000 PMP5201V SOT666 2 mm pitch, 8 mm tape and reel -315 ---4 mm pitch, 8 mm tape and reel _ -115 --PMP5201G SOT353 4 mm pitch, 8 mm tape and reel -115 ---135 4 mm pitch, 8 mm tape and reel; T1 PMP5201Y SOT363 2 -115 -135 --**3** -125 4 mm pitch, 8 mm tape and reel; T2 ---165

[1] For further information and the availability of packing methods, see Section 14.


[2] T1: normal taping

[3] T2: reverse taping


11. Soldering



PNP/PNP matched double transistors



PNP/PNP matched double transistors



PNP/PNP matched double transistors

12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
PMP5201V_G_Y_3	20090828	Product data sheet	-	PMP5201V_G_Y_2		
Modifications:		heet was changed to reflect ew legal definitions and disc				
	Figure 14 "	14 "Reflow soldering footprint SOT666": updated				
	 Figure 16 "Wave soldering footprint SOT353 (SC-88A)": updated 					
	 Figure 17 "Reflow soldering footprint SOT363 (SC-88)": updated 					
	• Figure 18 "	Wave soldering footprint SC	DT363 (SC-88)": updated	l		
				DMD50040 V 4		
PMP5201V_G_Y_2	20060914	Product data sheet	-	PMP5201G_Y_1		

PNP/PNP matched double transistors

13. Legal information

13.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

13.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

13.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

13.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

14. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

PMP5201V_G_Y_3
Product data sheet

PNP/PNP matched double transistors

15. Contents

1	Product profile 1
1.1	General description
1.2	Features
1.3	Applications 1
1.4	Quick reference data
2	Pinning information 2
3	Ordering information 2
4	Marking 3
5	Limiting values 3
6	Thermal characteristics 4
7	Characteristics 4
8	Application information 8
9	Package outline 8
10	Packing information
11	Soldering 9
12	Revision history 12
13	Legal information 13
13.1	Data sheet status 13
13.2	Definitions
13.3	Disclaimers 13
13.4	Trademarks 13
14	Contact information 13
15	Contents 14



Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2009.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 28 August 2009 Document identifier: PMP5201V_G_Y_3 单击下面可查看定价,库存,交付和生命周期等信息

>>Nexperia(安世)