

NSA2862X: General Sensor Conditioner for IoT

# Datasheet (EN) 2.0

# **Product Overview**

The NSA2862X is a highly integrated sensor conditioner dedicated for IoT applications. It can be used for resistive or voltage output sensors like resistive bridge pressure sensor, thermocouple, RTD etc. The NSA2862X integrates a 24-bit  $\triangleright$  I2C primary signal measurement channel, a 24-bit temperature measurement channel, sensor calibration logic, a pair of constant current sources and a 16-bit DAC. It can provide three kinds  $\rightarrow$ digital outputs (I2C, SPI and OWI). The high  $\triangleright$ integrity enables very compact PCB design with very few external components. With the internal calibration algorithm built in the MCU, the NSA2862X supports to compensate the temperature drift of zero and span up to the  $2<sup>nd</sup>$   $\bullet$ order and also the linearity up to the  $3<sup>rd</sup>$  order. The  $W_{\text{tr>\text{close}}}$  p  $T_{\text{rel}}$ NSA2862X also has a standby mode in which only consumes less 100nA current. It is very suitable for ultra-low power sensor applications

## **Key Features**

- Analog Functions
	- Ultra-low power: <10nA @25℃
	- $\triangleright$  Fast response time: 4ms
	- $\triangleright$  Low drift voltage reference
	- $\triangleright$  Instrumental amplifier with variable gain from 1X to 256X  $\frac{1}{3}$  on D
	- $\triangleright$  24-bit ADC for primary signal measurement
	- $\geq$  24-bit ADC for temperature measurement
	- $\triangleright$  Internal and external temperature sensor  $\frac{1}{5}$  pD supported
	- $\triangleright$  A pair of current sources
	- $\triangleright$  16-bit DAC
- Digital Functions
	- $\triangleright$  1X~8X digital gain
	- $\triangleright$  Multiple filter settings
- Sensor calibration logic with built-in MCU
- EEPROM
- **Output** 
	- Special OWI communication
	- $\triangleright$  I2C
	- SPI (3 wires or 4 wires)
- **Others** 
	- Package: QFN20 (4\*4mm)
	- Operation temperature:-40℃~105℃

## **Applications**

- Wireless Pressure sensors and transmitters
- <sup>nd</sup> Wireless Thermocouple transmitter
	- Wireless RTD temperature transmitter
	- Other low power sensors



## Note: NC pins must be left floating.

# **NSA2862**

## **Index**





# **1.0 ABSOLUTE MAXIMUM RATINGS**

<span id="page-3-0"></span>

## <span id="page-3-1"></span>**2.0 ELECTRICAL CHARACTERISTICS**









## <span id="page-6-0"></span>**3.0 REGISTER DESCRIPTION**

The register map of theNSA2862X includes two parts, normal registers and EEPROM registers. The normal registers include data registers and some control registers, while the EEPROM registers are mainly configuration registers and calibration coefficients. All EEPROM registers should be written by external interface on command mode (register 'CMD' = '0x00').

### **3.1. NORMAL REGISTERS**

### <span id="page-6-1"></span>**IF\_CTRL(R/W)**





**STATUS (Read only)**

Addr	<b>Bit</b>	<b>Register name</b>	<b>Default</b>	<b>Description</b>
0x02	$7 - 3$	ERROR CODE<4:0>	5'b00000	x1xxxb: VIP open or short to VREF
				$xx1$ $xxb$ : VIP short to GND
				xxx1xb: VIN open or short to VREF
				xxxx1b: VIN short to GND
	$\overline{c}$	CRC ERR	1 <sup>1</sup> b0	
				1: CRC error detected during EEPROM loading; When CRC error is asserted, EEPROM register bits 'OWI DIS', 'OWI AC EN', 'OWI WINDOW,' 'JFET DIS', 'VREF DIS', 'EEPROM LOCK' are forced to 0.
		<b>LOADING END</b>	1 <sup>1</sup> b0	1: EEPROM loading end flag
	$\theta$	<b>DRDY</b>	1 <sup>h</sup> 0	1: Set after a new data updated and automatically cleared after a register reading to PDATA/TDATA or before the next data's coming.

**PDATA (Read only, Primary channel data register)**



**TDATA (Read only, temperature channel data register)**



### **COMMAND (R/W, command register)**



### **QUIT\_OWI (Write only)**





## **QUIT\_OWI\_CNT (R/W)**



### **EE\_PROG (R/W)**



## **VDD\_CHECK (R/W)**



### **3.2. EEPROM REGISTERS**

## <span id="page-8-0"></span>**SYS\_CONFIG1 (R/W)**



## **SYS\_CONFIG2 (R/W)**





## **Current\_EXC (R/W)**



## **PCH\_Config1 (R/W)**



## **PCH\_Config2 (R/W)**



### **TCH\_Config (R/W)**



### **CLAMPH (R/W)**



**CLAMPL (R/W)**



## **OFFSET0 (R/W)**



## **CTC1 (R/W)**



**CTC2 (R/W)**





**S0 (R/W)**



### **STC1 (R/W)**



### **STC2 (R/W)**



**KS (R/W)**



### **KSS (R/W)**



## **SPARE (R/W)**



## **T0 (R/W)**



## **KTS (R/W)**



### **MTO (R/W)**



### **KT (R/W)**



## **SPARE (R/W)**



## **PADC\_OFF (R/W)**



### **PADC\_GAIN (R/W)**



**P0 (R/W)**







### **DIG\_GAIN (R/W)**



### **RESERVED**



### **EEPROM\_LOCK (R/W)**



## <span id="page-13-0"></span>**4.0 FUNCTION DESCRIPTION**

The NSA2862X is a highly integrated sensor conditioner like Wheatstone bridge pressure sensor, thermocouple and RTD. The chip incorporates four parts: analog front-end module, digital module, power supply module and serial interfaces. The block diagram of the NSA2862X is shown in Figure 4.1.

Analog front-end module includes a primary signal measurement channel with an instrumental amplifier followed by a 24-bit ∑∆ ADC, a temperature measurement channel with also a 24-bit ∑∆ ADC, for precision sensor signal measurement.

The digital module is composed of registers, EEPROM, control logic, and a built-in MCU. The sensor calibration algorithm is implemented with the built-in MCU and can supports up to 2<sup>nd</sup>order temperature drift compensation of offset and sensitivity for the sensor. It can also compensate the nonlinearity of sensor output up to 3rd order. The configuration parameters and coefficients for

calibration are stored at in the EERPOM of 57 bytes.

The power supply module includes a low drift voltage reference, a sensor voltage driver and a pair of current sources. The NSA2862X supports three serial interfaces: SPI, I2C and OWI, writing and reading registers of configuration, calibration coefficients and data.



Figure 4.1 Block diagram of the NSA2862X

### **4.1. WORKING MODE**

<span id="page-14-0"></span>The NSA2862X has five different working modes: standby mode, single mode, continuous mode, command mode and programming mode. User can choose alternate mode by writing different values in COMMAND register CMD<7:0> or setting the PD pin voltage level.

### *4.1.1. Standby mode (PD = High)*

<span id="page-14-1"></span>When PD pin is high, the NSA2862X enters standby mode. In this mode, it only consumes less than 100 Na current. The NSA2862X enters single mode after PD pin voltage transits to low.



图 4.2 Enter standby mode and exit

### *4.1.2. Single mode (CMD<7:0> = 0x01/0x02)*

<span id="page-14-2"></span>The NSA2862X can enter single mode from standby mode by setting PD pin voltage to low. Writing 0x01 to CMD<7:0> can also make NSA2862X enter single mode. In this mode, the chip will enter command mode afterdata conversion being completed once. CMD<7:0> will return to 0x00 simultaneously. The conversion time of single mode depends on ODR\_P and ODR\_T settings.

Table 4.1 Conversion time VS ODR

ODR (Hz)	2400	1200	600	300	150	75	27c ن ، ر	20	10
Tconv(ms)	53 1.JJ	1.96	$\sim$ $\pi$	4.44	7.78	14.5	27.9	54.7	101.6



图 4.3 Enter single mode and exit

After transiting to command mode from standby mode, the data registers PDATA and TDATA will keep the results of last conversion in single mode.

#### *4.1.3. Continuous mode (CMD<7:0> = 0x03)*

<span id="page-15-0"></span>Writing 0x03 to CMD<7:0> will make NSA2862X enter continuous mode. In this mode, the primary signal ADC channel and temperature ADC channel will refresh the PDATA and TDATA registers at a stated ODR continuously. Writing 0x00 to CMD<7:0> can make NSA2862X exit continuous mode.

If RAW P or RAW T is set to 1, the ADC conversion results will be put into the 'PDATA' or 'TDATA' directly. Otherwise, the embedded MCU will use the latest temperature data to calibrate primary ADC channel output data every time its measurement completed. .

NSA2862X's shadow register mechanism can guarantee the validity of data. User will not read the incorrect data due to data updating in communication process.

<span id="page-15-1"></span>While reading PDATA or TDATA registers, the 3 bytes data must be read sequentially in one read transfer.

#### *4.1.4. Command mode (CMD<7:0> = 0x00)*

<span id="page-15-2"></span>In this mode, access to all configuration registers is allowable and the chip keeps in a relative low power state.

#### *4.1.5. Programming mode (CMD<7:0> = 0x33)*

In this mode, EEPROM can be programmed. Please refer to chapter 4.5 for detailed information about EEPROM operation.

### **4.2. ANALOG FRONT-END MODULE 1**: **PRIMARY SIGNAL CHANNEL**

<span id="page-15-3"></span>The primary signal measurement channel includes an instrumental PGA, 24-bit sigma-delta ADC (PADC) followed by digital filters.

#### *4.2.1. PGA+PADC*

<span id="page-15-4"></span>The PGA is a gain programmable instrumental amplifier, with its gain configurable to  $1X$ ,  $2X$ ,  $4X$ ,  $6X$ ,  $8X$ ,  $16X$ ,  $24X$ , 32X, 48X, 64X, 96X, 128X, 196X, 256X. The NSA2862X has built-in RFI filter for RFI immunity enhancement.



Figure4.2 Primary signal channel (PGA+ADC)

The PADC performs the analog to digital conversion. The output of the ADC is digital filtered with 24-bit resolution. The reference voltage of the ADC is VREF, and the allowable differential input range is  $\pm$ VREF/GAIN P. The PADC output can be expressed by the following equation:

$$
PDATA_{RAW} = \frac{VID - VIN}{VREF} * GAIN\_P * 2^{23}
$$

*Novosense Page 16*

Downloaded From **[Oneyac.com](https://www.oneyac.com)** 

PDATA<sub>RAW</sub> can be read out from 'PDATA' registers (Reg0x06-Reg0x08) only when 'RAW P' is set to 1, otherwise, the built-in MCU calibrates the sensor using the calibration coefficients and temperature data stored in 'TDATA' and put the calibrated digital output of the primary channel onto the 'PDATA' registers.

#### *4.2.2. The input common-mode voltage of PGA*

<span id="page-16-0"></span>The PGA is of differential input and differential output. The output voltages of the PGA can be express as:

$$
VP\_PGA = VCMin + GAIN\_P * VDin / 2
$$

$$
VN\_PGA = VCMin - GAIN\_P * VDin / 2
$$

, in which VCMin and VDin are the common-mode voltage and differential voltage of the PGA input voltage. To avoid the saturation of the amplifiers, both VP\_PGA and VN\_PGA should meet the follow limitation:

AGND+0.1V<VP(N)\_PGA<AVDD-0.1V

From above, the input common-mode voltage should satisfy following limitation:

AGND+0.1V+GAIN\_P\*VDin(max)/2 < VCMin < AVDD-0.1V-GAIN\_P\*VDin(max)/2

Besides, the input of the PGA amplifiers is PMOS transistor so the PGA input should meet:

#### $VIP(N) < A VDD -1 V$

For voltage-driven bridge sensors, the common-mode voltage of its output is usually close to VREF/2. One can easily meet the limitation by choosing a proper 'GAIN\_P' and make VDin(max) <0.8\*VREF/GAIN\_P. '0.8' here is considered to give some margin for the sensor sensitivity and the amplifier voltage swing. For current-driven sensors, more careful settings is needed to maximize the dynamic range of the PADC.

#### *4.2.3. Digital filter*

<span id="page-16-1"></span>The bandwidth and output data rate (ODR) of the digital filter can be set by 'ODR\_P'. ODR can be set from 2.4 KHz to 2.5 Hz. The lower ODR, the lower noise the PADC output will have, in the cost of slower time response. Table 4.1 shows the effective number of bits (ENOB) of PADC output with different ODR\_P settings. The relationship of ENOB with RMS noise is:

$$
ENOB_{RMS} = 24 - \log_2(RMS_{ADC})
$$

RMS<sub>ADC</sub> is the RMS value of ADC output noise in LSB. The relationship between RMS ENOB (ENOB<sub>RMS</sub>) and noise free  $ENOB$  ( $ENOB<sub>NF</sub>$ ) is shown as below:

$$
ENOB_{NF} = ENOB_{rms} - 2.7
$$



Table 4.2 ENOBRMS of PADC under different ODR settings (VREF=4V, 'SYS\_CHOP\_EN'=0)

\*For ODR of 10Hz, two filter settings can beselected but with the same ENOBRMS

\*When ODR\_P=10Hz, the 50 or 60Hz notch filter will be activated. User can choose the proper notch filter for different applications. The error of the clock rate is designed to be less than  $1\%$  to minimize the effect to notch filter ability.

#### *4.2.4. System Chopping*

<span id="page-17-0"></span>When 'SYS\_CHOP\_EN' =1, the system chopping mode of primary signal channel is enabled. When this mode is used, the input-referred offset of the primary signal channel can be very small. Meanwhile, the system chopping can also improve the immunity of RFI/EMI. ENOB will be 0.5-bit higher when system chopping is enabled with the actual ODR is about half of the setting ODR\_P when ODR\_P <=600Hz. For ODR\_P >600Hz, the actual ODR is 1/4 of setting ODR\_P at minimum.

### **4.3. ANALOG MODULE 2: TEMPERATURE MEASUREMENT CHANNEL**

<span id="page-17-1"></span>The temperature measurement channel is to measure the working temperature of the sensor for the temperature compensation of the sensed signal. This channel works independently of the primary channel. The NSA2862X supports both internal temperature sensor and external temperature sensor, selected by register bit 'EXT\_TEMP' bit. The temperature sensor's output is digitized by a 24-bit ADC (TADC) and also digital filtered. The ODR setting of the temperature measurement channel is the same as the primary signal channel, set by 'ODR\_T'. When the temperature difference between the sensor element and the NSA2862X chip is acceptable, internal temperature sensor can be used. Otherwise, a proper external temperature measurement scheme should be chosen, such as diode, RTD, NTC or the bridge resistor itself, etc. Through different 'RAW\_T' setting, either the direct TADC data or the calibrated temperature data can be read from 'TDATA' registers.

#### *4.3.1. Internal temperature sensor*

<span id="page-17-2"></span>The internal temperature sensor is factory calibrated, with its calibration coefficients stored at EEPROM registersreg0xC1, reg0xC2 and reg0xC3. When 'RAW\_T' is set to 0 and 'GAIN\_T' is set to 4X, the NSA2862X can provide a temperature reading in degree Celsius, in the format of

#### $T = TDATA/2^16 + 25$ °C

For example, 'TDATA=0x1FF24B' corresponding to 56.95°C. The relationship between the noise of the internal temperature sensor and 'ODR T' setting is shown in Table 4.2.

$ODR$ $(Hz)$	2400	1200	600	300	۔ 50	75	27.5	18.75	10
RMS Noise in $^{\circ}\!C$	0.0079	0.0060	0.0045	0.0038	0.0032	0.0020	0.0015	0.0011	0.0008

Table 4.3 RMS Noise of Internal Temperature Sensor under different ODR\_T

### *4.3.2. External temperature sensor*

<span id="page-17-3"></span>When external temperature sensor mode is selected, the temperature sensing signal input from the TEMP pin is buffered for TADC conversion. The reference voltage of the TADC is also VREF. The gain of the TADC can be 1X, 2X and 4X. The relationship between TDATA<sub>RAW</sub> and the temperature input is

$$
TDATA_{RAW} = VTEMP^*GAIN\_T / VREF*2^{23}
$$

When  $RAW_T = 0$ , the built-in MCU calibrated the offset, sensitivity and nonlinearity of the measured temperature signal. Please refer to application note: *AN: Sensor Calibration for the NSA2862X* for the detail of the calibration description. The external temperature sensing can be done in many ways, including NTC, RTD, diode and sensor bridge resistance itself. Figure 4.3 gives an example using a low TC drift resistor to sense the bridge resistance, which is usually proportional to the temperature of the sensor element. In case the bridge sensor is current driven, the bridge voltage can be used as temperature sensing input directly.



Figure 4.3 External temperature sensing using sensor bridge and a reference resistor

The output data rate of TADC can be set by 'ODR\_T', similar as the primary signal channel. The relationship between ODR T and the ENOB of TADC is shown in Table 4.3.



Table 4.4 ENOB of TADC under different ODR\_T (External temperature sensor mode)

### **4.4. POWER MANAGEMENT AND SENSOR DRIVE**

<span id="page-18-0"></span>The NSA2862X internally includes a precision bandgap reference with very low temperature drift, less than 0.1% during full temperature range (-40~85˚C). This reference voltage is used in the constant voltage or current driving circuits for sensors, JFET regulator, clock generator and ADC/DAC etc.

#### *4.4.1. Sensor Driver*

#### <span id="page-18-2"></span><span id="page-18-1"></span>*4.4.1.1. Constant Voltage Drive*

The VREFP pin can provide a constant voltage to drive the bridge sensors, which is also the reference voltage for PADC and TDAC (in external Temperature Sensor Mode). The constant driving voltage can be selected either 4V or 2.5V via the EERPOM register bit 'VREF\_LVL'. When' VREF\_DIS' = 1, VREFP pin can be driven from the external reference voltage.

When TADC is activated (ODR  $T\neq$ 1111b), the negative reference voltage (VREFN) for PADC is internally connected to GND and When TADC is disabled (ODT $T = 1111b$ ), the negative reference voltage (VREFN) for PADC is driven externally through TEMP pin.

#### <span id="page-18-3"></span>*4.4.1.2. Constant Current Drive*

A pair of constant current sources is available for current-driven pressure sensors, RTD sensors and external diode temperature sensors. The constant driving current can be configured with internal or external reference resistor as shown in Figure 4.10. When 'IEXC2' ≠1111b, an internal reference resistor is used and the current output through IEXC1 and IEXC2 pins are separately configured by 'IEXC1' and 'IEXC2' with the mismatch less than 1%.



Figure 4.10 Constant Current Driver

When 'IEXC2'=1111b, external reference resistor is applied at IEXC2 pin instead of internal reference resistor. The temperature drift of current source will be smaller when using accurate reference resistor externally. The current source is only available at IEXC1 pin, which is equal to IEXC1<3:0> $*1.2V/R_{ISRC\_EXT}$ .

#### *4.4.2. Internal LDO*

<span id="page-19-0"></span>A 1.8V LDO is integrated in the NSA2862X to provide powersupply for the internal digital circuits. A 100nF decoupling capacitor should be connected at DVDD pin externally.

#### *4.4.3. Power on Reset*

<span id="page-19-1"></span>A POR block is integrated in the NSA2862X for power on reset and EEPROM loading. When AVDD<2.5V, the chip is in reset state. After AVDD > 2.5V, the POR output is released and EEPROM is loaded afterwards.The POR circuits have 100mV hysteresis, that is, the chip won't go into the reset state again until the AVDD is dropped as low as 2.4V.

### **4.5. BUILD-IN MCU CORE AND CONTROL LOGICS**

#### <span id="page-19-2"></span>*4.5.1. EEPROM*

<span id="page-19-3"></span>57 bytes EEPROM is contained in the NSA2862X to store the chip configurations and sensor calibration coefficients.

#### <span id="page-19-4"></span>*4.5.1.1. Loading*

The contents of the EEPROM will be loaded into the EEPROM registers automatically after power up or soft-reset with the CRC checking. If the calculated CRC result does not match with what stored in the EEPROM, the 'CRC\_ERROR' bit will be set and the analog output state will be decided according to the fault diagnostic and alarm configurations. Another status register bit 'LOADING\_END' will be set after the loading completes.

#### <span id="page-19-5"></span>*4.5.1.2. Programming*

Writing EEPROM registers will not program the EEPROM directly. The contents of the EEPROM registers will be programmed into the EEPROM by following sequence:

- 1. Set the register byte 'COMMAND' (Reg0x30) with 0x33, to enter EEPROM programming mode;
- 2. Writing the register byte 'EE\_PROG' (Reg0x6A) with 0x7E or 0xFE, to start EEROM programming.

When 0x7E is used, the built-in MCU will first compare the register contents with the EEPROM contents, and only erase and program the bytes with the difference. If 0xFE is used, all EEPROM contents will be erased and then programmed. The programming time is different in these two modes. Itis recommended to use 0x7E for programming.

During EEPROM programming, a new CRC check code will be generated according to the contents of the EEPROM registers and will be programmed to the EEPROM simultaneously. The content of the 'EE\_PROG' register will automatically come back to 0x00 to indicate the programming is done. A re-powering up orsoft-reset is needed to reload the EEPROM contents back to the EEPROM registers to check the programmed value.

#### <span id="page-19-6"></span>*4.5.1.3. Lock and Unlock*

The EEPROM inside the NSA2862X can be locked by setting the 'EEPROM\_LOCK' bit then programming it into the EEPROM. After locked, the EEPROM cannot be programmed again, and only aspecial EVA-kits provided by NOVOSENSE can unlock it.

#### *4.5.2. Build-in MCU Core*

<span id="page-19-7"></span>The NSA2862X is integrated with a built-in MCU core, which performs the signal processing, sensor calibration, EEPROM loading and programming etc. The MCU's program code is pre-stored in the internal ROM, which cannot be modified by customers. Please contact NOVOSENSE if a customized MCU program code is needed.

#### *4.5.3. Calibration*

<span id="page-19-8"></span>The calibration flow inside the NSA2862X is dividedinto two steps. The first is the DAC calibration, which can erase the offset and sensitivity error induced by the DAC block during voltage or current output mode. The other is sensor calibration, which can compensate the sensor with offset, sensitivity, up to the  $2<sup>nd</sup>$  order offset temperature drift, up to the  $2<sup>nd</sup>$  order sensitivity temperature drift, up to the 3<sup>rd</sup> order non-linearity, and the totally calibration error is less than 0.1% of the full span. Please refer to application note *AN: Sensor Calibration for the NSA2862X* for details

### <span id="page-20-0"></span>**4.6. FAULT DETECTION AND ALARM**



Figure 4.13 Fault diagnostic

#### *4.6.1. Fault Detection*

<span id="page-20-1"></span>Setting register bit 'BURNOUT\_EN'1 enables the fault diagnostics. When diagnostics is enabled, a pair of 100nA burnout current sources is applied to the input of the primary signal channel. Four comparators will be activated to monitor the input voltages. Two comparators compare the input voltage to 100mV and the other two comparators compare the input voltages to upper limit level VTHH. VTHH depends on register bit 'VREF\_DIS'. If 'VREF\_DIS' = 0, VTHH = VREF-100mV, otherwise VTHH = AVDD-1.1V. If any of the comparator output is asserted, fault is detected and reported in the 'STATUS' register  $(reg0x02)$ .

#### *4.6.2. Alarm*

<span id="page-20-3"></span><span id="page-20-2"></span>If any fault is detected, the error status will be written in STATUS register (register address  $= 0x02$ ).

## **5.0 SERIAL INTERFACE**

Three different serial interfaces (OWI, SPI and I2C) are supported in the NSA2862X to configure registers, program EEPROM and pulling measured data. When register bit 'OWI\_WINDOW' = 0, the time between 2.5ms and 20ms after powering up is defined as the OWI entering window. If a special 24 bits OWI entering pattern is detected via OWI pin in this window, the chip enters OWI communication mode, otherwise enters I2C or SPI communication mode. Then, CSB pin is used to further select between I2C and SPI methods, high voltage level or floating indicates the I2C method, low voltage level indicates the SPI method. When 'OWI\_WINDOW' = 1, the OWI window becomes infinite length.



Figure 5.1 Definition of serial communication mode

### **5.1. OWI PROTOCOL**

<span id="page-21-0"></span>The NOVOSENSE self-owed One Wire Interface (OWI) protocol is integrated in the NSA2862X. This protocol identifies the data bit transferred by the duty cycle of one rising-to-rising period. Duty cycle more than 5/8 means a logical 1, and less than 3/8 means a logical 0.

#### *5.1.1. Timing Spec*

<span id="page-21-1"></span>Table5.1: OWI Timing Spec





#### Figure 5.2 OWI Timing

#### *5.1.2. Enter OWI Mode*

<span id="page-21-2"></span>If 'OWI\_WINDOW' = 0, the time between 2.5ms and 20ms after powering up is OWI entering window. If a special 24 bits OWI entering pattern (0xB5A6C0, as shown below) is detected via OWI pin in this window, the chip enters OWI communication mode. Under this setting, the OUT pin is disabled during the OWI window and OWI mode; the OWI pin and the OUT pin can be shorted together to support 3-wire sensor products.

If 'OWI\_WINDOW' = 1, the OWI window's length becomes infinite, the OUT pin is activated during OWI window and OWI mode, and the OWI pin and OUT pin cannot be shorted together.



#### Figure 5.3 OWI Entering Pattern

In OWI communication, the bit period is determined by the period of the last bit of OWI entering pattern, and cannot be changed during the entire communication, so the bit period during OWI communication should keep the same asthe OWI entering pattern.

#### *5.1.3. OWI Protocol*

<span id="page-22-0"></span>The OWI protocol used is defined as follows:

a) Idle State

During inactivity of the bus, OWI line is pulled-up to high voltage level.

b) Start Condition

When OWI line is in idle state a low pulse (return to high) with a pulse width between20us to 4ms indicates a start condition. Every command has to be initiated by a start condition sent by the master. The master can only generate the start condition when the OWI line is in idle state.

c) Stop Condition

After the write or read operation ends, the bus comes back to the idle state automatically. During any time of a transmission, the bus can be set back to the idle state by forcing the OWI line constant high or low voltage level for at least two times of the bit period (tperiod)

d) Addressing

After the start condition, the master sends the addressing information, consisting of an 8-bit register address (MSB first), 2-bit byte number (NO. bits) and a read/write–bit (0–write, 1–read). The register address indicates which register you will write into or read from; the byte number indicates how many bytes will write/read continuously: 00: 1 byte, 01: 2 bytes, 10: 3 bytes, 11: 4 bytes; the read/write-bit indicates it a read operation (0) or write operation (1).

e) Write Operation

During transmission from master to slave (WRITE), the read/write bit is followed by 1/2/3/4 bytes (according to the byte NO. bits) transmitted data (MSB first), and the addressed register and follows will be refreshed to the written data after a stop condition.



Figure 5.4 OWI Write Operation

f) Read Operation

During transmission from slave to master (READ), the master should set its OWI port as input after the read/write bit is sent, then the slave begins to transmit 1/2/3/4 bytes (according to the byte NO. bits) data (MSB first), which is contented in the addressed register and follows. Each data bytes include 8 bits of data and 2 bits of parity check code C1 and C0.

C1 = Read\_data[7]  $\land$  Read\_data[5]  $\land$  Read\_data[3]  $\land$  Read\_data[1];

 $CO = Read\_data[6]$   $\land$  Read\_data[4]  $\land$  Read\_data[2]  $\land$  Read\_data[0];

The master can check the transmission with the parity check code. After all data bytes transmitted, the slave goes back to idle state automatically.



Figure 5.5 OWI Read Operation

### *5.1.4. Pins and configurations*

<span id="page-23-0"></span>Two pins (OWI and OUT) and two register bits (OWI\_AC\_EN and OWI\_WINDOW) are related to the OWI communication. Different applications can be supported via different configurations. Please referto Table5.2 for details.

OWI\_AC\_EN: 0, single-port communication method with the OWI pin used for both input and output port, which is typically used in 0-5V analog output products. 1, dual-port communication method with the OWI pin as the slave input port and the OUT pin as the slave output port; this method is typically used in the 0-10V and 4-20mA products

OWI\_WINDOW: 0, OWI mode should be entered between a 10ms and 80ms window after powering up. 1, the window is infinite and the OWI mode can be entered any time after powering up.

OWI AC EN	OWI WINDOW	Windows	<b>Input</b> Port	<b>Output Port</b>	<b>Output Mode</b>	$OUT$ pin state mode	<b>Shorten OUT</b> and OWI	<b>Typical Applications</b>
$\theta$	$\theta$	$10ms -$ 80ms	<b>OWI</b>	OWI	<b>OD</b>	Hz	Supported	3-wire modules with $0 \sim 5V$ output (Short) OUT and OWI pins), external pull-up resistor is needed
$\theta$		Infinite	<b>OWI</b>	OWI	<b>OD</b>	Signal Output	Not Supported	Cases that signal out and OWI communication are used simultaneously, external pull-up resistor is needed.
	$\theta$	$10ms -$ 80 <sub>ms</sub>	<b>OWI</b>	<b>OUT</b>	Push-Pull	OWI output	Supported	3-wire modules with 0-10V output, 2-wire modules with 4-20mA output. 0-5V output modules with big load capacitor
		Infinite	<b>OWI</b>	<b>OUT</b>	Push-Pull	OWI output	Supported	Isolated Transmitter using OWI/OUT pins for Isolated communication

Table5.2 Pin configurations for OWI communications

### *5.1.5. Quit OWI communication*

<span id="page-24-0"></span>Writing Reg0x61 with 0x5d during OWI mode can temporarily or permanently quit the OWI communication for output voltage or current measuring. The register byte 'OWI QUIT CNT' is used to set the quit time with the LSB = 50m means permanently quit), and the chip will be back into OWI mode again after the quit time's up.

### <span id="page-24-1"></span>**5.2. SPI INTERFACE**

### *5.2.1. Interface specification*

<span id="page-24-2"></span>Table5.3 SPI interface specifications



The figure below shows the definition of the SPI timing given in Table 5.3





The falling edge of CSB, in conjunction with the rising edge of SCLK, determines the start of framing. Once the beginning of the frame has been determined, timing is straightforward. The first phase of the transfer is the instruction phase, which consists of16 bits followed by data that can be of variable lengths in multiples of8 bits. If the device is configured with CSB tied low, framing begins with the first rising edge of SCLK.

The instruction phase is the first 16 bits transmitted. As shown in Figure 5.9, the instruction phase is divided into a number of bit fields.



#### Figure 5.9 Instruction Phase Bit Field

The first bit in the stream is the read/write indicator bit  $(R/W)$ . When this bit is high, a read is being requested, otherwise indicates it is a write operation.

W1 and W0 represent the number of data bytes to transfer for either read or write (Table 5.4). If the number of bytes to transfer is three or less (00, 01, or 10), CSB can stall high on byte boundaries. Stalling on a non-byte boundary terminates the communications cycle.If these bits are 11, data can be transferred until CSB transitions high. CSB is not allowed to stall during the streaming process.

The remaining 13 bits represent the starting address of the data sent. If more than one word is being sent, sequential addressing is used, starting with the one specified, and it either increments (LSB first) or decrements (MSB first) based on the mode setting.





Data follows the instruction phase. The amount of data sent is determined by the word length (Bit W0 and Bit W1). This can be one or more bytes of data. All data is composed of 8-bit words.

Data can be sent in either MSB-first mode or LSB-first mode (by setting 'LSB\_first' bit). On power up, MSB-first mode is the default. This can be changed by programming the configuration register. In MSB-first mode, the serial exchange starts with the highest-order bit and ends with the LSB. In LSB-first mode, the order is reversed. (Figure 5.10)



Figure 5.10: MSB First and LSB First Instruction and Data Phases

Register bit 'SDO\_active' is responsible for activating SDO on devices. If this bit is cleared, then SDO is inactive and read data is routed to the SDIO pin. If this bit is set, read data is placed on the SDO pin. The default for this bit is 1, making SDO active.

### **5.3. I2C INTERFACEE**

<span id="page-25-0"></span>I2C bus uses SCL and SDA as signal lines. Both lines are connected to VDDIO externallyvia pull-up resistors so that they are pulled high when the bus is free. The I2C device address of NSA2300 is shown below. The LSB bit of the 7bits device address is configured via SDO/ADDR pin.

Table5.5 I2C Address.

			A7 A6 A5 A4 A3 A2 A1 W/R	

Table5.6 Electrical specification of the I2C interface pins





Figure 5.11 I2C Timing Diagram

The I2C interface protocol has special bus signal conditions. Start (S), stop (P) and binary data conditions are shown below. At start condition, SCL is high and SDA has a falling edge. Then the slave address is sent. After the 7 address bits, the direction control bit R/W selects the read or write operation. When a slave device recognizes that it is being addressed, it should acknowledge by pulling SDA low in the ninth SCL (ACK) cycle.

At stop condition, SCL is also high, but SDA has a rising edge. Data must be held stable at SDA when SCL is high. Data can change value at SDA only when SCL is low.





NSA2862X can support single byte and multiple bytes operation. The data format is shown in the figure below.



图 5.13 I2C Transfer Format

## **6.0 PACKAGE INFORMATION**

<span id="page-28-0"></span>NSA2862X has only one package type: QFN20. The pin configuration is shown as below:



Figure 6.1 QFN20 package pin configuration



**NOTES** 1.0 COPLANARITY APPLIES TO LEADS, CORNER LEADS AND DIE ATTACH PAD.

![](_page_30_Figure_1.jpeg)

![](_page_30_Picture_49.jpeg)

Figure 6.2 QFN20 Package

Table6.1 QFN20 Pin Configuration and Description

![](_page_31_Picture_561.jpeg)

# <span id="page-31-0"></span>**7.0 TYPICAL APPLICATIONS**

## <span id="page-31-1"></span>**7.1. TYPICAL APPLICATION**

As shown in the diagram below, the wireless sensor system consists of two modules: sensor module and control module. The sensor module includes sensor and NSA2862X. It is responsible for signal acquisition and conditioning. The control module includes low power MCU and wireless transceiver. It is responsible for data communication and system control. The MCU communicates with NSA2862X through 4 wires SPI interface. It can control the sensor module's power mode by PD pin.

![](_page_32_Figure_1.jpeg)

![](_page_32_Figure_2.jpeg)

## **8.0 TAPE/REEL INFORMATION**

<span id="page-32-0"></span>![](_page_32_Figure_4.jpeg)

**SECTION A - A** 

### Figure 8.1 Tape/reel digram for QFN20

![](_page_32_Picture_225.jpeg)

There is no component at the head and the tail of each tape/reel, where the space is 50cm, as shown in the following figure,

![](_page_33_Figure_1.jpeg)

USER DIRECTION OF FEED

Pin 1 is located at the first quadrant, as shown in the following figure,

![](_page_33_Figure_4.jpeg)

## <span id="page-33-0"></span>**9.0 ORDER INFORMATION**

![](_page_33_Picture_182.jpeg)

## <span id="page-33-1"></span>**10.0 REVISION HISTORY**

![](_page_33_Picture_183.jpeg)

单击下面可查看定价,库存,交付和生命周期等信息

[>>Novosense\(纳芯微\)](https://www.oneyac.com/brand/6709.html)