Data Sheet: Technical Data

Document Number: MPC5775E

Rev. 2, 03/2020

MPC5775E

MPC5775E/MPC5775B Microcontroller Data Sheet

Features

• This document provides electrical specifications, pin assignments, and package diagram information for the MPC5775E series of microcontroller units (MCUs).

• For functional characteristics and the programming model, see the MPC5775E Reference Manual.

NXP reserves the right to change the proudction detail specifications as may be required to permit improvements in the design of its products.



Table of Contents

1 Intro	duction	3		3.11.1	Power management electrical characteristics	s37
1.1	Feature	es summary3		3.11.2	Power management integration	39
1.2	Block d	iagram4		3.11.3	Device voltage monitoring	41
2 Pino	uts	5		3.11.4	Power sequencing requirements	43
2.1	416-bal	I MAPBGA pin assignments5	3.12	Flash m	nemory specifications	44
3 Elec	trical cha	racteristics6		3.12.1	Flash memory program and erase	
3.1	Absolut	e maximum ratings6			specifications	45
3.2	Electro	magnetic interference (EMI) characteristics8		3.12.2	Flash memory Array Integrity and Margin	
3.3	Electros	static discharge (ESD) characteristics8			Read specifications	45
3.4	Operati	ng conditions8		3.12.3	Flash memory module life specifications	46
3.5	DC elec	ctrical specifications11		3.12.4	Data retention vs program/erase cycles	47
3.6	I/O pad	specifications12		3.12.5	Flash memory AC timing specifications	47
	3.6.1	Input pad specifications12		3.12.6	Flash memory read wait-state and address-	
	3.6.2	Output pad specifications14			pipeline control settings	48
	3.6.3	I/O pad current specifications17	3.13	AC timi	ng	49
3.7	Oscillat	or and PLL electrical specifications17		3.13.1	Generic timing diagrams	49
	3.7.1	PLL electrical specifications18		3.13.2	Reset and configuration pin timing	50
	3.7.2	Oscillator electrical specifications19		3.13.3	IEEE 1149.1 interface timing	51
3.8	Analog-	to-Digital Converter (ADC) electrical		3.13.4	Nexus timing	54
	specific	ations21		3.13.5	External interrupt timing (IRQ/NMI pin)	56
	3.8.1	Enhanced Queued Analog-to-Digital		3.13.6	eTPU timing	57
		Converter (eQADC)21		3.13.7	eMIOS timing	57
	3.8.2	Sigma-Delta ADC (SDADC)23		3.13.8	DSPI timing with CMOS and LVDS pads	58
3.9	Temper	rature Sensor31		3.13.9	FEC timing.	70
3.10	LVDS p	pad electrical characteristics32	4 Pack	age infor	mation	75
	3.10.1	MSC/DSPI LVDS interface timing diagrams32	4.1	Therma	ll characteristics	75
	3.10.2	MSC/DSPI LVDS interface electrical		4.1.1	General notes for thermal characteristics	76
		characteristics34	5 Orde	ring infor	mation	79
3.11	Power	management: PMC, POR/LVD, power	6 Docu	ıment rev	vision history	79
		alma 00				

1 Introduction

1.1 Features summary

On-chip modules available within the family include the following features:

- Three dual issue, 32-bit CPU core complexes (e200z7), two of which run in lockstep
 - Power Architecture embedded specification compliance
 - Instruction set enhancement allowing variable length encoding (VLE), optional encoding of mixed 16-bit and 32-bit instructions, for code size footprint reduction
 - On the two computational cores: Signal processing extension (SPE1.1) instruction support for digital signal processing (DSP)
 - Single-precision floating point operations
 - On the two computational cores: 16 KB I-Cache and 16 KB D-Cache
 - Hardware cache coherency between cores
- 16 hardware semaphores
- 3-channel CRC module
- 4 MB on-chip flash memory
 - Supports read during program and erase operations, and multiple blocks allowing EEPROM emulation
- 512 KB on-chip general-purpose SRAM including 64 KB standby RAM
- Two multichannel direct memory access controllers (eDMA)
 - 64 channels per eDMA
- Dual core Interrupt Controller (INTC)
- Dual phase-locked loops (PLLs) with stable clock domain for peripherals and frequency modulation (FM) domain for computational shell
- Crossbar Switch architecture for concurrent access to peripherals, flash memory, or RAM from multiple bus masters with End-To-End ECC
- System Integration Unit (SIU)
- Error Injection Module (EIM) and Error Reporting Module (ERM)
- Four protected port output (PPO) pins
- Boot Assist Module (BAM) supports serial bootload via CAN or SCI
- Up to three second-generation Enhanced Time Processor Units (eTPUs)
 - 32 channels per eTPU
 - Total of 36 KB code RAM
 - Total of 9 KB parameter RAM

Introduction

- Enhanced Modular Input/Output System (eMIOS) supporting 32 unified channels with each channel capable of single action, double action, pulse width modulation (PWM) and modulus counter operation
- Up to two Enhanced Queued Analog-to-Digital Converter (eQADC) modules with:
 - Two separate analog converters per eQADC module
 - Support for a total of 70 analog input pins, expandable to 182 inputs with offchip multiplexers
- Up to four independent 16-bit Sigma-Delta ADCs (SDADCs)
- Ethernet (FEC)
- Two SENT Receiver (SRX) modules supporting 12 channels
- Five Deserial Serial Peripheral Interface (DSPI) modules
- Five Enhanced Serial Communication Interface (eSCI) modules
- Four Controller Area Network (FlexCAN) modules
- Two M_CAN modules that support FD
- Fault Collection and Control Unit (FCCU)
- Clock Monitor Units (CMUs)
- Tamper Detection Module (TDM)
- Cryptographic Services Engine (CSE)
 - Complies with Secure Hardware Extension (SHE) Functional Specification Version 1.1 security functions
 - Includes software selectable enhancement to key usage flag for MAC verification and increase in number of memory slots for security keys
- PASS module to support security features
- Nexus development interface (NDI) per IEEE-ISTO 5001-2003 standard, with some support for 2010 standard
- Device and board test support per Joint Test Action Group (JTAG) IEEE 1149.1 and 1149.7
- On-chip voltage regulator controller (VRC) that derives the core logic supply voltage from the high-voltage supply
- On-chip voltage regulator for flash memory
- Self Test capability

1.2 Block diagram

The following figure shows a top-level block diagram of the MPC5777E. The purpose of the block diagram is to show the general interconnection of functional modules through the crossbar switch.




Figure 1. MPC5775E block diagram

2 Pinouts

2.1 416-ball MAPBGA pin assignments

Figure 2 shows the 416-ball MAPBGA pin assignments.




Figure 2. MPC5775E 416-ball MAPBGA (full diagram)

The following information includes details about power considerations, DC/AC electrical characteristics, and AC timing specifications.

3.1 Absolute maximum ratings

Absolute maximum specifications are stress ratings only. Functional operation at these maxima is not guaranteed.

CAUTION

Stress beyond listed maxima may affect device reliability or cause permanent damage to the device.

See Operating conditions for functional operation specifications.

Table 1. Absolute maximum ratings

Carrelle e l	Doug-restau	Compliation of	Va	alue	11 !#
Symbol	Parameter	Conditions ¹	Min	Max	Unit
Cycle	Lifetime power cycles	_	_	1000k	_
V _{DD}	1.2 V core supply voltage ^{2, 3, 4}	_	-0.3	1.5	٧
V_{DDEHx}	I/O supply voltage (medium I/O pads) ⁵	_	-0.3	6.0	V
V _{DDEx}	I/O supply voltage (fast I/O pads) ⁵	_	-0.3	6.0	V
V _{DDPMC}	Power Management Controller supply voltage ⁵	_	-0.3	6.0	٧
V_{DDFLA}	Decoupling pin for flash regulator ⁶	_	-0.3	4.5	V
V _{STBY}	RAM standby supply voltage ⁵	_	-0.3	6.0	V
V _{SSA_SD}	SDADC ground voltage	Reference to V _{SS}	-0.3	0.3	٧
V _{SSA_EQ}	eQADC ground voltage	Reference to V _{SS}	-0.3	0.3	V
V _{DDA_EQA/B}	eQADC supply voltage	Reference to V _{SSA_EQ}	-0.3	6.0	V
V_{DDA_SD}	SDADC supply voltage	Reference to V _{SSA_SD}	-0.3	6.0	V
V_{RL_SD}	SDADC ground reference	Reference to V _{SS}	-0.3	0.3	V
V_{RL_EQ}	eQADC ground reference	Reference to V _{SS}	-0.3	0.3	V
V _{RH_EQ}	eQADC alternate reference	Reference to V _{RL_EQ}	-0.3	6.0	V
V _{RH_SD}	SDADC alternate reference	Reference to V _{RL_SD}	-0.3	6.0	V
V _{REFBYPC}	eQADC reference decoupling capacitor pins	REFBYPCA25, REFBYPCA75, REFBYPCB25, REFBYPC75	-0.3	6.0	V
V _{DDA_MISC}	TRNG and IRC supply voltage	_	-0.3	6.0	V
V _{DDPWR}	SMPS driver supply pin	_	-0.3	6.0	V
V _{SSPWR}	SMPS driver supply pin	Reference to V _{SS}	-0.3	0.3	V
V _{SS} – V _{SSA_EQ}	V _{SSA_EQ} differential voltage	_	-0.3	0.3	V
V _{SS} – V _{SSA_SD}	V _{SSA_SD} differential voltage	_	-0.3	0.3	V
$V_{SS} - V_{RL_EQ}$	V _{RL_EQ} differential voltage	_	-0.3	0.3	V
$V_{SS} - V_{RL_SD}$	V _{RL_SD} differential voltage	_	-0.3	0.3	V
V _{IN}	I/O input voltage range ⁷	_	-0.3	6.0	V
		Relative to V _{DDEx} /V _{DDEHx}	_	0.3	V
		Relative to V _{SS}	-0.3	_	V
I _{INJD}	Maximum DC injection current for digital pad	Per pin, applies to all digital pins	-5	5	mA
I _{INJA}	Maximum DC injection current for analog pad	Per pin, applies to all analog pins	- 5	5	mA
I _{MAXSEG} ^{8, 9}	Maximum current per I/O power segment	_	-120	120	mA
T _{STG}	Storage temperature range and non- operating times		-55	175	°C
STORAGE	Maximum storage time, assembled part programmed in ECU	No supply; storage temperature in range –40 °C to 60 °C		20	years
T _{SDR}	Maximum solder temperature ¹⁰ Pb-free package	_		260	°C
	1	1			L

Table 1. Absolute maximum ratings (continued)

	Symbol	Parameter	Conditions ¹	Va	lue	Unit
	Symbol	Parameter	Conditions	Min	Max	Oiiit
Г	MSL	Moisture sensitivity level ¹¹	_	_	3	_

- 1. Voltages are referred to V_{SS} if not specified otherwise
- 2. Allowed 1.45 V 1.5 V for 60 seconds cumulative time at maximum $T_J = 150$ °C; remaining time as defined in note 3 and note 4
- 3. Allowed 1.375 V 1.45 V for 10 hours cumulative time at maximum T_J = 150 °C; remaining time as defined in note 4
- 4. 1.32 V 1.375 V range allowed periodically for supply with sinusoidal shape and average supply value below 1.275 V at maximum $T_J = 150 \, ^{\circ}\text{C}$
- Allowed 5.5 V 6.0 V for 60 seconds cumulative time with no restrictions, for 10 hours cumulative time device in reset, T_J = 150 °C; remaining time at or below 5.5 V
- Allowed 3.6 V 4.5 V for 60 seconds cumulative time with no restrictions, for 10 hours cumulative time device in reset, T_J = 150 °C; remaining time at or below 3.6 V
- 7. The maximum input voltage on an I/O pin tracks with the associated I/P supply maximum. For the injection current condition on a pin, the voltage will be equal to the supply plus the voltage drop across the internal ESD diode from I/O pin to supply. The diode voltage varies greatly across process and temperature, but a value of 0.3V can be used for nominal calculations.
- 8. The sum of all controller pins (including both digital and analog) must not exceed 200 mA. A V_{DDEx}/V_{DDEHx} power segment is defined as one or more GPIO pins located between two V_{DDEx}/V_{DDEHx} supply pins.
- 9. The average current values given in I/O pad current specifications should be used to calculate total I/O segment current.
- 10. Solder profile per IPC/JEDEC J-STD-020D
- 11. Moisture sensitivity per JEDEC test method A112

3.2 Electromagnetic interference (EMI) characteristics

Test reports with EMC measurements to IC-level IEC standards are available on request.

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions, go to nxp.com and perform a keyword search for "radiated emissions."

3.3 Electrostatic discharge (ESD) characteristics

Table 2. ESD Ratings^{1, 2}

Symbol	Parameter	Conditions	Value	Unit
V_{HBM}	ESD for Human Body Model (HBM)	All pins	2000	V
V_{CDM}	ESD for Charged Device Model (CDM)	Corner pins	750	V
		Non-corner pins	500	

- 1. All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.
- 2. A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements.

3.4 Operating conditions

The following table describes the operating conditions for the device, and for which all specifications in the data sheet are valid, except where explicitly noted.

If the device operating conditions are exceeded, the functionality of the device is not guaranteed.

Table 3. Device operating conditions

Cumbal	Doromatar	Conditions		Value			
Symbol	Parameter	Conditions	Min	Тур	Max	- Unit	
		Frequency			•	•	
f _{SYS}	Device operating frequency ¹	_	_	_	264 ²	MHz	
f _{PLATF}	Platform operating frequency	_	-	_	132 ³	MHz	
f _{ETPU}	eTPU operating frequency	_		_	200	MHz	
f _{PER}	Peripheral block operating frequency	_	_	_	132 ³	MHz	
f _{FM_PER}	Frequency-modulated peripheral block operating frequency	_	_	_	132 ³	MHz	
t _{CYC}	Platform clock period	_	-	_	1/f _{PLATF}	ns	
t _{CYC_ETPU}	eTPU clock period	_		_	1/f _{ETPU}	ns	
t _{CYC_PER}	Peripheral clock period	_		_	1/f _{PER}	ns	
		Temperature			1	'	
TJ	Junction operating temperature range	Packaged devices	-40.0	_	150.0	°C	
T_A (T_L to T_H)	Ambient operating temperature range	Packaged devices	-40.0	_	125.0 ⁴	°C	
		Voltage					
V_{DD}	External core supply voltage ^{5, 6}	LVD/HVD enabled	1.2	_	1.32	V	
		LVD/HVD disabled ^{7, 8, 9, 10}	1.2	_	1.38		
V _{DDA_MISC}	TRNG and IRC supply voltage	_	3.5	_	5.5	V	
V_{DDEx}	I/O supply voltage (fast I/O pads)	5 V range	4.5	_	5.5	V	
		3.3 V range	3.0	_	3.6		
V _{DDEHx} 10	I/O supply voltage (medium I/O	5 V range	4.5	_	5.5	V	
	pads)	3.3 V range	3.0	_	3.6		
V _{DDEH1}	eTPU_A, eSCI_A, eSCI_B, and configuration I/O supply voltage (medium I/O pads)	5 V range	4.5	_	5.5	V	
V _{DDPMC} ¹¹	Power Management Controller (PMC) supply voltage	Full functionality	3.15	_	5.5	V	
V_{DDPWR}	SMPS driver supply voltage	Reference to V _{SSPWR}	3.0	_	5.5	V	
V _{DDFLA}	Flash core voltage	_	3.15	_	3.6	V	
V _{STBY}	RAM standby supply voltage	_	0.95 ¹²	_	5.5	V	
V _{STBY_BO}	Standby RAM brownout flag trip point voltage	_	_	_	0.9 ¹³	V	

Table 3. Device operating conditions (continued)

Cymhal	Parameter	Conditions		Value			
Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V _{RL_SD}	SDADC ground reference voltage	_	$V_{\rm SSA_SD}$		V		
V_{DDA_SD}	SDADC supply voltage ¹⁴	_	4.5	_	5.5	V	
V _{DDA_EQA/B}	eQADC supply voltage	_	4.75	_	5.25	V	
V _{RH_SD}	SDADC reference	_	4.5	V _{DDA_SD}	5.5	V	
V _{DDA_SD} - V _{RH_SD}	SDADC reference differential voltage	_	_	_	25	mV	
V _{SSA_SD} – V _{RL_SD}	V _{RL_SD} differential voltage	_	-25	_	25	mV	
V_{RH_EQ}	eQADC reference	_	4.75	_	5.25	V	
V _{DDA_EQA/B} – V _{RH_EQ}	eQADC reference differential voltage	_	_	_	25	mV	
V _{SSA_EQ} – V _{RL_EQ}	V _{RL_EQ} differential voltage	_	-25	_	25	mV	
V _{SSA_EQ} – V _{SS}	V _{SSA_EQ} differential voltage	_	-25	_	25	mV	
V _{SSA_SD} – V _{SS}	V _{SSA_SD} differential voltage	_	-25	_	25	mV	
V _{RAMP}	Slew rate on power supply pins	_	_	_	100	V/ms	
		Current					
I _{IC}	DC injection current (per pin) ^{15,} 16, 17	Digital pins and analog pins	-3.0	_	3.0	mA	
I _{MAXSEG}	Maximum current per power segment ^{18, 19}	_	-80		80	mA	

- Maximum operating frequency is applicable to the computational cores and platform for the device. See the Clocking chapter in the MPC5775E Microcontroller Reference Manual for more information on the clock limitations for the various IP blocks on the device.
- 2. MPC5775B Max value is 220 MHz.
- 3. MPC5775B Max value is 110 MHz
- The maximum specification for operating junction temperature T_J must be respected. Thermal characteristics provides details.
- 5. Core voltage as measured on device pin to guarantee published silicon performance
- 6. During power ramp, voltage measured on silicon might be lower. Maximum performance is not guaranteed, but correct silicon operation is guaranteed. See power management and reset management for description.
- 7. Maximum core voltage is not permitted for entire product life. See absolute maximum rating.
- 8. When internal LVD/HVDs are disabled, external monitoring is required to guarantee device operation. Failure to monitor externally supply voltage may result in erroneous operation of the device.
- 9. This LVD/HVD disabled supply voltage condition only applies after LVD/HVD are disabled by the application during the reset sequence, and the LVD/HVD are active until that point.
- 10. This spec does not apply to V_{DDEH1}.
- 11. When internal flash memory regulator is used:
 - Flash memory read operation is supported for a minimum V_{DDPMC} value of 3.15 V.
 - Flash memory read, program, and erase operations are supported for a minimum V_{DDPMC} value of 3.5 V.

When flash memory power is supplied externally (V_{DDPMC} shorted to V_{DDFLA}): The V_{DDPMC} range must be within the limits specified for LVD_FLASH and HVD_FLASH monitoring. Table 26 provides the monitored LVD_FLASH and HVD_FLASH limits

- 12. If the standby RAM regulator is not used, the V_{STBY} supply input pin must be tied to ground.
- 13. V_{STBY_BO} is the maximum voltage that sets the standby RAM brownout flag in the device logic. The minimum voltage for RAM data retention is guaranteed always to be less than the V_{STBY_BO} maximum value.
- 14. For supply voltages between 3.0 V and 4.0 V there will be no guaranteed precision of ADC (accuracy/linearity). ADC will recover to a fully functional state when the voltage rises above 4.0 V.

- 15. Full device lifetime without performance degradation
- 16. I/O and analog input specifications are only valid if the injection current on adjacent pins is within these limits. See the absolute maximum ratings table for maximum input current for reliability requirements.
- 17. The I/O pins on the device are clamped to the I/O supply rails for ESD protection. When the voltage of the input pin is above the supply rail, current will be injected through the clamp diode to the supply rail. For external RC network calculation, assume a typical 0.3 V drop across the active diode. The diode voltage drop varies with temperature.
- 18. The sum of all controller pins (including both digital and analog) must not exceed 200 mA. A V_{DDEx}/V_{DDEHx} power segment is defined as one or more GPIO pins located between two V_{DDEx}/V_{DDEHx} supply pins.
- 19. The average current values given in I/O pad current specifications should be used to calculate total I/O segment current.

3.5 DC electrical specifications

NOTE

 I_{DDA_MISC} is the sum of current consumption of IRC, I_{TRNG} , and I_{STBY} in the 5 V domain. IRC current is provided in the IRC specifications.

NOTE

I/O, XOSC, EQADC, SDADC, and Temperature Sensor current specifications are in those components' dedicated sections.

Table 4. DC electrical specifications

Symbol	Parameter	Conditions	Value			Unit
Symbol	Parameter	Conditions	Min	Тур	Max	Onic
I _{DD}	Operating current on the V _{DD} core logic supply ¹	LVD/HVD enabled, V _{DD} = 1.2 V to 1.32 V	_	0.65	1.35	Α
		LVD/HVD disabled, V _{DD} = 1.2 V to 1.38 V	_	0.65	1.4	
I _{DD_PE}	Operating current on the V _{DD} supply for flash memory program/erase	_	_	_	85	mA
I _{DDPMC}	Operating current on the V _{DDPMC} supply ²	Flash memory read	_	_	40	mA
		Flash memory program/erase	_	_	70	
		PMC only	_	_	35	
	Operating current on the V _{DDPMC} supply	Flash memory read	_	_	10	mA
	(internal core regulator bypassed)	Flash memory program/erase	_	_	40	
		PMC only	_	_	5	
I _{REGCTL}	Core regulator DC current output on V _{REGCTL} pin	_	_	_	25	mA
I _{STBY}	Standby RAM supply current	1.08 V, T _J = 150°C	_	_	1140	μΑ
		1.25 V to 5.5 V, T _J = 150°C			1170	
		1.25 V to 5.5 V, T _J = 85°C			360	
		1.25 V to 5.5 V, T _J = 40°C	_	_	120	
I _{DD_PWR}	Operating current on the V _{DDPWR} supply	_	_	_	50	mA
I _{BG_REF}	Bandgap reference current consumption ³		_	_	600	μΑ
I _{TRNG}	True Random Number Generator current	_	_	_	2.1	mA

- I_{DD} measured on an application-specific pattern with all cores enabled at full frequency, T_J = 40°C to 150°C. Flash memory program/erase current on the V_{DD} supply not included.
- This value is considering the use of the internal core regulator with the simulation of an external transistor with the minimum value of h_{FE} of 60.
- 3. This bandgap reference is for EQADC calibration and Temperature Sensors.

3.6 I/O pad specifications

The following table describes the different pad types on the chip.

Table 5. I/O pad specification descriptions

Pad type	Description
General-purpose I/O pads	General-purpose I/O with four selectable output slew rate settings; also called SR pads
LVDS pads	Low Voltage Differential Signal interface pads
Input-only pads	Low-input-leakage pads that are associated with the ADC channels

NOTE

Each I/O pin on the device supports specific drive configurations. See the signal description table in the device reference manual for the available drive configurations for each I/O pin.

NOTE

Throughout the I/O pad specifications, the symbol V_{DDEx} represents all V_{DDEx} and V_{DDEHx} segments.

3.6.1 Input pad specifications

Table 6 provides input DC electrical characteristics as described in Figure 3.




Figure 3. I/O input DC electrical characteristics definition

Table 6. I/O input DC electrical characteristics

Cumbal	Parameter	Conditions		Value		Unit
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IHCMOS_H}	Input high level CMOS (with	3.0 V < V _{DDEx} < 3.6 V and	0.65 * V _{DDEx}	_	$V_{DDEx} + 0.3$	V
	hysteresis)	4.5 V < V _{DDEx} < 5.5 V				
V _{IHCMOS}	Input high level CMOS (without	3.0 V < V _{DDEx} < 3.6 V and	0.55 * V _{DDEx}	_	$V_{DDEx} + 0.3$	V
	hysteresis)	4.5 V < V _{DDEx} < 5.5 V				
V _{ILCMOS_H}	Input low level CMOS (with	3.0 V < V _{DDEx} < 3.6 V and	-0.3	_	0.35 * V _{DDEx}	V
	hysteresis)	4.5 V < V _{DDEx} < 5.5 V				
V _{ILCMOS}	Input low level CMOS (without	3.0 V < V _{DDEx} < 3.6 V and	-0.3	_	0.4 * V _{DDEx}	V
	hysteresis)	4.5 V < V _{DDEx} < 5.5 V				
V _{HYSCMOS}	Input hysteresis CMOS	3.0 V < V _{DDEx} < 3.6 V and	0.1 * V _{DDEx}	_	_	V
		4.5 V < V _{DDEx} < 5.5 V				
	•	Input Characteristics				
I _{LKG}	Digital input leakage	$V_{SS} < V_{IN} < V_{DDEx}/V_{DDEHx}$	_	_	2.5	μΑ
I _{LKGA}	Analog pin input leakage (5 V range)	$V_{SSA_SD} < V_{IN} < V_{DDA_SD},$ $V_{SSA_EQ} < V_{IN} < V_{DDA_EQA/B}$	_	_	220	nA
C _{IN}	Digital input capacitance	GPIO input pins	_	_	7	pF

Table 7 provides current specifications for weak pullup and pulldown.

Table 7. I/O pullup/pulldown DC electrical characteristics

Symbol	Parameter	Conditions		Value		Unit
Symbol	raidilletei	Conditions	Min	Тур	Max	
I _{WPU}	Weak pullup current	$V_{IN} = 0.35 * V_{DDEx}$	40	_	120	μA
		$4.5 \text{ V} < \text{V}_{\text{DDEx}} < 5.5 \text{ V}$				
		V _{IN} = 0.35 * V _{DDEx}	25	_	80	
		$3.0 \text{ V} < \text{V}_{\text{DDEx}} < 3.6 \text{ V}$				
I _{WPD}	Weak pulldown current	V _{IN} = 0.65 * V _{DDEx}	40	_	120	μA
		$4.5 \text{ V} < \text{V}_{\text{DDEx}} < 5.5 \text{ V}$				
		V _{IN} = 0.65 * V _{DDEx}	25	_	80	
		$3.0 \text{ V} < \text{V}_{\text{DDEx}} < 3.6 \text{ V}$				

The specifications in Table 8 apply to the pins ANA0_SDA0 to ANA7, ANA16_SDB0 to ANA23_SDC3, and ANB0_SDD0 to ANB7_SDD7.

Table 8. I/O pullup/pulldown resistance electrical characteristics

Symbol	Parameter	Conditions		Unit		
Symbol		Conditions	Min	Тур	Max	Oille
R _{PUPD}	Analog input bias / diagnostic pullup/	200 kΩ	130	200	280	kΩ
	pulldown resistance	100 kΩ	65	100	140	
		5 kΩ	1.4	5	7.5	
Δ_{PUPD}	R _{PUPD} pullup/pulldown resistance mismatch	_	_	_	5	%

3.6.2 Output pad specifications

Figure 4 shows output DC electrical characteristics.




Figure 4. I/O output DC electrical characteristics definition

The following tables specify output DC electrical characteristics.

Table 9. GPIO data pad output buffer electrical characteristics (SR pads)¹

Symbol	Parameter	ter Conditions ²			Value ³		
Symbol	Parameter	Conditions		Min	Тур	Max	Unit
I _{OH}	GPIO pad output high	$V_{OH} = 0.8 * V_{DDEx}$	PCR[SRC] = 11b or 01b	25	_	_	mA
	current	4.5 V < V _{DDEx} < 5.5 V	PCR[SRC] = 10b or 00b	15	_	_	
		V _{OH} = 0.8 * V _{DDEx}	PCR[SRC] = 11b or 01b	13	_	_	
		$3.0 \text{ V} < \text{V}_{\text{DDEx}} < 3.6 \text{ V}$	PCR[SRC] = 10b or 00b	8	_	_	
I _{OL}	GPIO pad output low	$V_{OL} = 0.2 * V_{DDEx}$	PCR[SRC] = 11b or 01b	48	_	_	mA
	current	4.5 V < V _{DDEx} < 5.5 V	PCR[SRC] = 10b or 00b	22	_	_	
		V _{OL} = 0.2 * V _{DDEx}	PCR[SRC] = 11b or 01b	17	_	_	
		$3.0 \text{ V} < \text{V}_{\text{DDEx}} < 3.6 \text{ V}$	PCR[SRC] = 10b or 00b	10.5	_	_	

Table 9. GPIO data pad output buffer electrical characteristics (SR pads)¹ (continued)

		•					
Symbol	Parameter	Conditions ²			Value ³		Uni
Cymbol	T diamotor	Conditions		Min	Тур	Max	0
t _{R_F}	GPIO pad output	PCR[SRC] = 11b	C _L = 25 pF		_	1.2	ns
	transition time (rise/fall)	4.5 V < V _{DDEx} < 5.5 V	C _L = 50 pF	_	_	2.5	
			C _L = 200 pF	_	_	8	
		PCR[SRC] = 11b	C _L = 25 pF		_	1.7	
		$3.0 \text{ V} < \text{V}_{\text{DDEx}} < 3.6 \text{ V}$	C _L = 50 pF	_	_	3.25	
			C _L = 200 pF		_	12	
		PCR[SRC] = 10b	C _L = 50 pF		_	5	
		4.5 V < V _{DDEx} < 5.5 V	C _L = 200 pF		_	18	
		PCR[SRC] = 10b	C _L = 50 pF	_	_	7	
		$3.0 \text{ V} < \text{V}_{\text{DDEx}} < 3.6 \text{ V}$	C _L = 200 pF		_	25	
		PCR[SRC] = 01b	C _L = 50 pF	_	_	13	
		$4.5 \text{ V} < \text{V}_{\text{DDEx}} < 5.5 \text{ V}$	C _L = 200 pF	_	_	24	
			C _L = 50 pF		_	25	
		$3.0 \text{ V} < \text{V}_{\text{DDEx}} < 3.6 \text{ V}$	C _L = 200 pF		_	30	
			C _L = 50 pF	_	_	24	
		4.5 V < V _{DDEx} < 5.5 V	C _L = 200 pF	_	_	50	İ
		C _L = 50 pF	_	_	40	-	
		$3.0 \text{ V} < \text{V}_{\text{DDEx}} < 3.6 \text{ V}$	C _L = 200 pF	_	_	51	-
t _{PD}	GPIO pad output		C _L = 50 pF	_	_	6	n
	propagation delay time	4.5 V < V _{DDEx} < 5.5 V	C _L = 200 pF	_	_	13	
			C _L = 50 pF	_	_	8.25	
		3.0 V < V _{DDEx} < 3.6 V	C _L = 200 pF	_	_	19.5	
			C _L = 50 pF			9	
		4.5 V < V _{DDEx} < 5.5 V	C _L = 200 pF	_	_	22	
			C _I = 50 pF			12.5	
		3.0 V < V _{DDEx} < 3.6 V	C _L = 200 pF		_	35	
		PCR[SRC] = 01b	C _L = 50 pF			27	1
		4.5 V < V _{DDEx} < 5.5 V			_	40	1
		PCR[SRC] = 01b	C _I = 50 pF			45	1
		3.0 V < V _{DDEx} < 3.6 V	<u> </u>			65	
	PCR[SRC] = 00b	C _L = 50 pF			40	1	
		4.5 V < V _{DDEx} < 5.5 V				65	1
		PCR[SRC] = 00b	C _L = 50 pF			75	1
		3.0 V < V _{DDEx} < 3.6 V				100	1
SKEW_W	Difference between rise	—	<u> </u>			25	%

All GPIO pad output specifications are valid for 3.0 V < V_{DDEx} < 5.5 V, except where explicitly stated.
 PCR[SRC] values refer to the setting of that register field in the SIU.

^{3.} All values to be confirmed during device validation.

The following table shows the, address, and control signal pad electrical characteristics. These pads can also be used for GPIO.

3.6.3 I/O pad current specifications

The I/O pads are distributed across the I/O supply segments. Each I/O supply segment is associated with a V_{DDEx} supply segment.

Table 10 provides I/O consumption figures.

To ensure device reliability, the average current of the I/O on a single segment should remain below the I_{MAXSEG} value given in Table 1.

To ensure device functionality, the average current of the I/O on a single segment should remain below the I_{MAXSEG} value given in Table 3.

NOTE

The MPC5775E I/O Signal Description and Input Multiplexing Tables are contained in a Microsoft Excel® file attached to the Reference Manual. In the spreadsheet, select the I/O Signal Table tab.

Symbol	Parameter	Conditions		Value		Unit
Symbol	Farameter	Conditions	Min	Тур	Max	Ollit
I _{AVG_GPIO}	Average I/O current for GPIO pads	C _L = 25 pF, 2 MHz	Ī —	_	0.42	mA
	(per pad)	$V_{DDEx} = 5.0 \text{ V} \pm 10\%$				
		C _L = 50 pF, 1 MHz	_	_	0.35	
		$V_{DDEx} = 5.0 \text{ V} \pm 10\%$				

Table 10. I/O consumption

3.7 Oscillator and PLL electrical specifications

The on-chip dual PLL—consisting of the peripheral clock and reference PLL (PLL0) and the frequency-modulated system PLL (PLL1)—generates the system and auxiliary clocks from the main oscillator driver.




Figure 5. PLL integration

3.7.1 PLL electrical specifications

Table 11. PLL0 electrical characteristics

Cumbal	Davamatav	Conditions	_	Value	•	11
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLLOIN}	PLL0 input clock ^{1, 2}	_	8	_	44	MHz
Δ_{PLL0IN}	PLL0 input clock duty cycle ²	_	40	_	60	%
f _{PLL0VCO}	PLL0 VCO frequency	_	600	_	1250	MHz
f _{PLL0PHI}	PLL0 output frequency	_	4.762	_	200	MHz
t _{PLL0LOCK}	PLL0 lock time	_	_	_	110	μs
$ \Delta_{PLL0PHISPJ} $	PLL0_PHI single period jitter	f _{PLL0PHI} = 200 MHz, 6-sigma	_	_	200	ps
	f _{PLL0IN} = 20 MHz (resonator)					
Δ _{PLL0PHI1SPJ}	PLL0_PHI1 single period jitter	f _{PLL0PHI1} = 40 MHz, 6-sigma	_	_	300 ³	ps
	f _{PLL0IN} = 20 MHz (resonator)					
$\Delta_{PLL0LTJ}$	PLL0 output long term jitter ³	10 periods accumulated jitter (80 MHz	_	_	±250	ps
	f _{PLL0IN} = 20 MHz (resonator),	equivalent frequency), 6-sigma pk-pk				
	VCO frequency = 800 MHz	16 periods accumulated jitter (50 MHz equivalent frequency), 6-sigma pk-pk	_	_	±300	ps
		long term jitter (< 1 MHz equivalent frequency), 6-sigma pk-pk)	_	_	±500	ps
I _{PLL0}	PLL0 consumption	FINE LOCK state	_	_	7.5	mA

- 1. Ensure that the f_{PLL0IN} frequency divided by PLLDIG_PLL0DV[PREDIV] is in the range 8 MHz to 20 MHz.
- 2. PLL0IN clock retrieved directly from either internal IRC or external XOSC clock. Input characteristics are granted when using internal IRC or external oscillator is used in functional mode.
- 3. Noise on the V_{DD} supply with frequency content below 40 kHz and above 50 MHz is filtered by the PLL. Noise on the V_{DD} supply with frequency content in the range of 40 kHz 50 MHz must be filtered externally to the device.

Table 12. PLL1 electrical characteristics

Symbol	Symbol Parameter Conditions		Value		Unit	
Syllibol		Conditions	Min	Тур	Max	
f _{PLL1IN}	PLL1 input clock ¹	_	38	_	78	MHz

Table 12. PLL1 electrical characteristics (continued)

Symbol	Parameter	Conditions		Unit		
Symbol	Faiailletei	Conditions	Min	Тур	Max	Offic
Δ_{PLL1IN}	PLL1 input clock duty cycle ¹	_	35	_	65	%
f _{PLL1VCO}	PLL1 VCO frequency	_	600	_	1250	MHz
f _{PLL1PHI}	PLL1 output clock PHI	_	4.762	_	264 ²	MHz
t _{PLL1LOCK}	PLL1 lock time	_	_	_	100	μs
$ \Delta_{PLL1PHISPJ} $	PLL1_PHI single period peak-to- peak jitter	f _{PLL1PHI} = 200 MHz, 6- sigma	_	_	500 ³	ps
f _{PLL1MOD}	PLL1 modulation frequency	_	_	_	250	kHz
δ _{PLL1MOD}	PLL1 modulation depth (when	Center spread	0.25	_	2	%
	enabled)	Down spread	0.5	_	4	%
I _{PLL1}	PLL1 consumption	FINE LOCK state	_	_	6	mA

- 1. PLL1IN clock retrieved directly from either internal PLL0 or external XOSC clock. Input characteristics are granted when using internal PLL0 or external oscillator in functional mode.
- 2. MPC5775B Max value is 220MHz.
- 3. Noise on the V_{DD} supply with frequency content below 40 kHz and above 50 MHz is filtered by the PLL. Noise on the V_{DD} supply with frequency content in the range of 40 kHz 50 MHz must be filtered externally to the device.

3.7.2 Oscillator electrical specifications

NOTE

All oscillator specifications in Table 13 are valid for $V_{DDEH6} = 3.0 \text{ V}$ to 5.5 V.

Table 13. External oscillator (XOSC) electrical specifications

Cymphol	Dovometer	Conditions	Va	alue	Unit
Symbol	Parameter	Conditions	Min	Max	Unit
f _{XTAL}	Crystal frequency range	_	8	40	MHz
t _{cst}	Crystal start-up time ^{1, 2}	T _J = 150 °C	_	5	ms
t _{rec}	Crystal recovery time ³	_	_	0.5	ms
V _{IHEXT}	EXTAL input high voltage (external reference)	V _{REF} = 0.28 * V _{DDEH6}	V _{REF} + 0.6	_	V
V _{ILEXT}	EXTAL input low voltage (external reference)	V _{REF} = 0.28 * V _{DDEH6}	_	V _{REF} – 0.6	V
C _{S_EXTAL}	Total on-chip stray capacitance on EXTAL pin4	416-ball MAPBGA	2.3	3.0	pF
C _{S_XTAL}	Total on-chip stray capacitance on XTAL pin ⁴	416-ball MAPBGA	2.3	3.0	pF
9 _m	Oscillator transconductance ⁵	Low	3	10	mA/V
		Medium	10	27	
		High	12	35	
V _{EXTAL}	Oscillation amplitude on the EXTAL pin after startup ⁶	_	0.5	1.6	V
V _{HYS}	Comparator hysteresis	_	0.1	1.0	V
I _{XTAL}	XTAL current ^{6, 7}	_	_	14	mA

- 1. This value is determined by the crystal manufacturer and board design.
- 2. Proper PC board layout procedures must be followed to achieve specifications.
- 3. Crystal recovery time is the time for the oscillator to settle to the correct frequency after adjustment of the integrated load capacitor value.
- 4. See crystal manufacturer's specification for recommended load capacitor (C_L) values. The external oscillator requires external load capacitors when operating in a "low" transconductance range. Account for on-chip stray capacitance (C_{S_EXTAL}/C_{S_XTAL}) and PCB capacitance when selecting a load capacitor value. When operating in a "medium" or "high" transconductance range, the integrated load capacitor value is selected via software to match the crystal manufacturer's specification, while accounting for on-chip and PCB capacitance.
- 5. Select a "low," "medium," or "high" setting using the UTEST Miscellaneous DCF client's XOSC_LF_EN and XOSC_EN_HIGH fields. "Low" is the setting commonly used for crystals at 8 MHz, "medium" is commonly used for crystals greater than 8 MHz to 20 MHz, and "high" is commonly used for crystals greater than 20 MHz to 40 MHz. However, the user must characterize carefully to determine the best g_m setting for the intended application because crystal load capacitance, board layout, and other factors affect the g_m value that is needed. The user may need an additional Rshunt to optimize g_m depending on the system environment. Use of overtone crystals is not recommended.
- 6. Amplitude on the EXTAL pin after startup is determined by the ALC block (that is, the Automatic Level Control Circuit). The function of the ALC is to provide high drive current during oscillator startup, while reducing current after oscillation to reduce power, distortion, and RFI, and to avoid over-driving the crystal. The operating point of the ALC is dependent on the crystal value and loading conditions.
- 7. I_{XTAL} is the oscillator bias current out of the XTAL pin with both EXTAL and XTAL pins grounded. This is the maximum current during startup of the oscillator. The current after oscillation is typically in the 2–3 mA range and is dependent on the load and series resistance of the crystal. Test circuit is shown in Figure 6.

load_cap_sel[4:0] from DCF record	Load capacitance ^{1, 2} (pF)
00000	1.8
00001	2.8
00010	3.7
00011	4.6
00100	5.6
00101	6.5
00110	7.4
00111	8.4
01000	9.3
01001	10.2
01010	11.2
01011	12.1
01100	13.0
01101	13.9
01110	14.9
01111	15.8

Table 14. Selectable load capacitance

2. Values in this table do not include the die and package capacitances given by C_{S XTAL}/C_{S EXTAL} in Table 13.

^{1.} Values are determined from simulation across process corners and voltage and temperature variation. Capacitance values vary ±12% across process, 0.25% across voltage, and no variation across temperature.




Figure 6. Test circuit

Table 15. Internal RC (IRC) oscillator electrical specifications

Symbol	Symbol Parameter	Conditions		Value		Unit
Symbol	raianietei	Conditions	Min	Тур	Max	Oilit
f _{Target}	IRC target frequency	_	_	16		MHz
δf _{var_T}	IRC frequency variation	T < 150 °C	-8	_	8	%

3.8 Analog-to-Digital Converter (ADC) electrical specifications

3.8.1 Enhanced Queued Analog-to-Digital Converter (eQADC)

Table 16. eQADC conversion specifications (operating)

Symbol	Parameter	Va	lue	Unit	
Symbol	Falanielei	Min	Max	Oilit	
f _{ADCLK}	ADC Clock (ADCLK) Frequency	2	33	MHz	
CC	Conversion Cycles	2 + 13	128 + 15 ¹	ADCLK cycles	
T _{SR}	Stop Mode Recovery Time ²	10	_	μs	
_	Resolution ³	1.25	_	mV	
INL	INL: 16.5 MHz eQADC clock ⁴	-4	4	LSB ⁵	
	INL: 33 MHz eQADC clock ⁴	-6	6	LSB	

Table 16. eQADC conversion specifications (operating) (continued)

Cumbal	Parameter	Va	lue	Unit
Symbol	Parameter	Min	Max	- Unit
DNL	DNL: 16.5 MHz eQADC clock ⁴	-3	3	LSB
	DNL: 33 MHz eQADC clock ⁴	-3	3	LSB
OFFNC	Offset Error without Calibration	0	140	LSB
OFFWC	Offset Error with Calibration	-8	8	LSB
GAINNC	Full Scale Gain Error without Calibration	-150	0	LSB
GAINWC	Full Scale Gain Error with Calibration	-8	8	LSB
I _{INJ}	Disruptive Input Injection Current ^{6, 7, 8, 9}	-3	3	mA
E _{INJ}	Incremental Error due to injection current ^{10, 11}	_	+4	Counts
TUE	TUE value ^{12, 13} (with calibration)	_	±8	Counts
GAINVGA1	Variable gain amplifier accuracy (gain = 1) ¹⁴	-	-	Counts ¹⁶
	INL, 16.5 MHz ADC	-4	4	
	INL, 33 MHz ADC	-8	8	
	DNL, 16.5 MHz ADC	-3 ¹⁵	3 ¹⁵	
	DNL, 33 MHz ADC	-3 ¹⁵	3 ¹⁵	
GAINVGA2	Variable gain amplifier accuracy (gain = 2) ¹⁴	-	-	Counts
	INL, 16.5 MHz ADC	- 5	5	
	INL, 33 MHz ADC	-8	8	
	DNL, 16.5 MHz ADC	-3	3	
	DNL, 33 MHz ADC	-3	3	
GAINVGA4	Variable gain amplifier accuracy (gain = 4) ¹⁴	-	-	Counts
	INL, 16.5 MHz ADC	- 7	7	
	INL, 33 MHz ADC	-8	8	
	DNL, 16.5 MHz ADC	-4	4	
	DNL, 33 MHz ADC	-4	4	
I _{ADC}	Current consumption per ADC (two ADCs per EQADC)	_	10	mA
I _{ADR}	Reference voltage current consumption per EQADC	_	200	μA
, , , , , ,		I	1	<u> </u>

- 1. 128 sampling cycles (LST=128), differential conversion, pregain of x4
- 2. Stop mode recovery time is the time from the setting of either of the enable bits in the ADC Control Register to the time that the ADC is ready to perform conversions. Delay from power up to full accuracy = 8 ms.
- 3. At V_{RH_EQ} V_{RL_EQ} = 5.12 V, one count = 1.25 mV without using pregain. Based on 12-bit conversion result; does not account for AC and DC errors
- 4. INL and DNL are tested from V_{RL} + 50 LSB to V_{RH} 50 LSB.
- 5. At $V_{RH_EQ} V_{RL_EQ} = 5.12 \text{ V}$, one LSB = 1.25 mV.
- 6. Below disruptive current conditions, the channel being stressed has conversion values of \$3FF for analog inputs greater than V_{RH} and \$000 for values less than V_{RL}. Other channels are not affected by non-disruptive conditions.
- 7. Exceeding limit may cause conversion error on stressed channels and on unstressed channels. Transitions within the limit do not affect device reliability or cause permanent damage.
- Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values using V_{POSCLAMP} = V_{DDA} + 0.5 V and V_{NEGCLAMP} = -0.3 V, then use the larger of the calculated values.
- 9. Condition applies to two adjacent pins at injection limits.
- 10. Performance expected with production silicon.

- 11. All channels have same 10 k Ω < Rs < 100 k Ω Channel under test has Rs = 10 k Ω , $I_{INJ} = I_{INJMAX}, I_{INJMIN}$.
- 12. The TUE specification is always less than the sum of the INL, DNL, offset, and gain errors due to cancelling errors.
- 13. TUE, Gain, and Offset specifications do not apply to differential conversions.
- 14. Variable gain is controlled by setting the PRE_GAIN bits in the ADC_ACR1-8 registers to select a gain factor of ×1, ×2, or ×4. Settings are for differential input only. Tested at ×1 gain. Values for other settings are guaranteed as indicated.
- 15. Guaranteed 10-bit monotonicity.
- 16. At $V_{RH} = Q V_{RL} = Q = 5.12 \text{ V}$, one LSB = 1.25 mV.

3.8.2 Sigma-Delta ADC (SDADC)

The SDADC is a 16-bit Sigma-Delta analog-to-digital converter with a 333 Ksps maximum output conversion rate.

NOTE

The voltage range is 4.5 V to 5.5 V for SDADC specifications, except where noted otherwise.

Table 17. SDADC electrical specifications

Combal	Davamatav	Conditions		Value	•	I I m i A
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IN}	ADC input signal	_	0	_	V _{DDA_SD}	٧
V _{IN_PK2PK} 1	Input range peak to peak	Single ended V _{INM} = V _{RL_SD}		V _{RH_SD} /G	iAIN	V
	$V_{IN_PK2PK} = V_{INP}^2 - V_{INM}^3$	Single ended $V_{\text{INM}} = 0.5^{*}V_{\text{RH_SD}}$ $GAIN = 1$		±0.5*V _R	H_SD	
		Single ended $V_{INM} = 0.5*V_{RH_SD}$ GAIN = 2,4,8,16		±V _{RH_SD} /(SAIN	
		Differential $0 < V_{IN} < V_{DDEx}$	±V _{RH_SD} /GAIN		GAIN	
f _{ADCD_M}	SD clock frequency ⁴	_	4	14.4	16	MHz
f _{ADCD_S}	Conversion rate	_	_	_	333	Ksps
_	Oversampling ratio	Internal modulator	24	_	256	_
RESOLUTION	SD register resolution ⁵	2's complement notation		16		bit
GAIN	ADC gain	Defined through SDADC_MCR[PGAN]. Only integer powers of 2 are valid gain values.	1	_	16	_

Table 17. SDADC electrical specifications (continued)

Symbol	Parameter	Conditions		Uni		
Symbol	Parameter	Conditions	Min	Тур	Max	- Uni
δ _{GAIN}	Absolute value of the ADC gain error ^{6, 7}	Before calibration (applies to gain setting = 1)	_	_	1.5	%
		After calibration	_	_	5	m۷
		$\Delta V_{RH_SD} < 5\%, \Delta V_{DDA_SD} < 10\%$				
		ΔT _J < 50 °C				
	After calibration	After calibration	_	_	7.5	
		$\Delta V_{RH_SD} < 5\%$, $\Delta V_{DDA_SD} < 10\%$				
		ΔT _J < 100 °C				
		After calibration	_	_	10	
		$\Delta V_{RH_SD} < 5\%$, $\Delta V_{DDA_SD} < 10\%$				
		ΔT _J < 150 °C				
V _{OFFSET} Conversion offset ^{6, 7}	Before calibration (applies to all gain settings: 1, 2, 4, 8, 16)	_	10*(1+1/ gain)	20	m\	
		After calibration	_	_	5	
		$\Delta V_{DDA_SD} < 10\%$				
		ΔT _J < 50 °C				
		After calibration	_	_	7.5	
		$\Delta V_{DDA_SD} < 10\%$				
		ΔT _J < 100 °C				
		After calibration	_	_	10	
		$\Delta V_{DDA_SD} < 10\%$				
		ΔT _J < 150 °C				
NR _{DIFF150}	Signal to noise ratio in	4.5 V < V _{DDA_SD} < 5.5 V ^{8, 9}	80	_	_	dE
	differential mode, 150 Ksps output rate	$V_{RH_SD} = V_{DDA_SD}$				
	Rapa output rate	GAIN = 1				
		4.5 V < V _{DDA_SD} < 5.5 V ^{8, 9}	77	_	_	
		$V_{RH_SD} = V_{DDA_SD}$				
		GAIN = 2				
		4.5 V < V _{DDA_SD} < 5.5 V ^{8, 9}	74	_	_	
		$V_{RH_SD} = V_{DDA_SD}$				
		GAIN = 4				
		4.5 V < V _{DDA_SD} < 5.5 V ^{8, 9}	71	_	_	
		$V_{RH_SD} = V_{DDA_SD}$				
		GAIN = 8				
		4.5 V < V _{DDA_SD} < 5.5 V ^{8, 9}	68	_	_	
		$V_{RH_SD} = V_{DDA_SD}$				
		GAIN = 16				

Table 17. SDADC electrical specifications (continued)

0	Danier atau	O dial		Value	ļ	11!4
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
SNR _{DIFF333}	Signal to noise ratio in	4.5 V < V _{DDA_SD} < 5.5 V ^{8, 9}	71	_	_	dB
	differential mode, 333 Ksps output rate	$V_{RH_SD} = V_{DDA_SD}$				
	Nopo output rate	GAIN = 1				
		4.5 V < V _{DDA_SD} < 5.5 V ^{8, 9}	70	_	_	
		$V_{RH_SD} = V_{DDA_SD}$				
		GAIN = 2				
		4.5 V < V _{DDA_SD} < 5.5 V ^{8, 9}	68	_	_	
		$V_{RH_SD} = V_{DDA_SD}$				
		GAIN = 4				
		4.5 V < V _{DDA_SD} < 5.5 V ^{8, 9}	65	_	_	
		$V_{RH_SD} = V_{DDA_SD}$				
		GAIN = 8				
		4.5 V < V _{DDA_SD} < 5.5 V ^{8, 9}	62	_	_	
		$V_{RH_SD} = V_{DDA_SD}$				
		GAIN = 16				
SNR _{SE150}	Signal to noise ratio in	4.5 V < V _{DDA_SD} < 5.5 V ^{8, 9}	72	_	_	dB
	single ended mode, 150 Ksps output rate	$V_{RH_SD} = V_{DDA_SD}$				
		GAIN = 1				
		4.5 V < V _{DDA_SD} < 5.5 V ^{8, 9}	69	_	_	
		$V_{RH_SD} = V_{DDA_SD}$				
		GAIN = 2				
		4.5 V < V _{DDA_SD} < 5.5 V ^{8, 9}	66	_	_	
		$V_{RH_SD} = V_{DDA_SD}$				
		GAIN = 4				
		4.5 V < V _{DDA_SD} < 5.5 V ^{8, 9}	62	_	_	
		$V_{RH_SD} = V_{DDA_SD}$				
		GAIN = 8				
		4.5 V < V _{DDA_SD} < 5.5 V ^{8, 9}	54	_	_	
		$V_{RH_SD} = V_{DDA_SD}$				
		GAIN = 16				

Table 17. SDADC electrical specifications (continued)

0	D	O and distance		Value		11
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
SINAD _{DIFF150}	Signal to noise and	Gain = 1	72	_	_	dBFS
	distortion ratio in differential mode, 150	4.5 V < V _{DDA_SD} < 5.5 V				
	Ksps output rate	$V_{RH_SD} = V_{DDA_SD}$				
		Gain = 2	72	_	_	
		4.5 V < V _{DDA_SD} < 5.5 V				
		$V_{RH_SD} = V_{DDA_SD}$				
		Gain = 4	69	_	_	
		4.5 V < V _{DDA_SD} < 5.5 V				
		$V_{RH_SD} = V_{DDA_SD}$				
		Gain = 8	68.8	_	_	
		4.5 V < V _{DDA_SD} < 5.5 V				
		$V_{RH_SD} = V_{DDA_SD}$				
		Gain = 16	64.8	_	_	
		4.5 V < V _{DDA_SD} < 5.5 V				
		$V_{RH_SD} = V_{DDA_SD}$				
SINAD _{DIFF333}	Signal to noise and	Gain = 1	66	_	_	dBFS
	distortion ratio in differential mode, 333	$4.5 \text{ V} < \text{V}_{\text{DDA_SD}} < 5.5 \text{ V}$				
	Ksps output rate	$V_{RH_SD} = V_{DDA_SD}$				
		Gain = 2	66	_	_	
		$4.5 \text{ V} < \text{V}_{\text{DDA_SD}} < 5.5 \text{ V}$				
		$V_{RH_SD} = V_{DDA_SD}$				
		Gain = 4	63	_	_	
		$4.5 \text{ V} < \text{V}_{\text{DDA_SD}} < 5.5 \text{ V}$				
		$V_{RH_SD} = V_{DDA_SD}$				
		Gain = 8	62	_	_	
		$4.5 \text{ V} < \text{V}_{\text{DDA_SD}} < 5.5 \text{ V}$				
		$V_{RH_SD} = V_{DDA_SD}$				
		Gain = 16	59	-	_	
		$4.5 \text{ V} < \text{V}_{\text{DDA_SD}} < 5.5 \text{ V}$				
		$V_{RH_SD} = V_{DDA_SD}$				

Table 17. SDADC electrical specifications (continued)

0	Damana da n	0		Value		11!1
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
SINAD _{SE150}	Signal to noise and	Gain = 1	66	_	_	dBFS
	distortion ratio in single-ended mode,	4.5 V < V _{DDA_SD} < 5.5 V				
	150 Ksps output rate	$V_{RH_SD} = V_{DDA_SD}$				
		Gain = 2	66	_	_	
		4.5 V < V _{DDA_SD} < 5.5 V				
		$V_{RH_SD} = V_{DDA_SD}$				
		Gain = 4	63	_	_	
		4.5 V < V _{DDA_SD} < 5.5 V				
		$V_{RH_SD} = V_{DDA_SD}$				
		Gain = 8	62	_	_	
		4.5 V < V _{DDA_SD} < 5.5 V				
		$V_{RH_SD} = V_{DDA_SD}$				
		Gain = 16	54	_	_	
		4.5 V < V _{DDA_SD} < 5.5 V				
		$V_{RH_SD} = V_{DDA_SD}$				
THD _{DIFF150}	Total harmonic	Gain = 1	65	_	_	dBFS
	distortion in differential mode, 150 Ksps	4.5 V < V _{DDA_SD} < 5.5 V				
	output rate	$V_{RH_SD} = V_{DDA_SD}$				
		Gain = 2	68	_	_	
		$4.5 \text{ V} < \text{V}_{\text{DDA_SD}} < 5.5 \text{ V}$				
		$V_{RH_SD} = V_{DDA_SD}$				
		Gain = 4	74	_	_	
		$4.5 \text{ V} < \text{V}_{\text{DDA_SD}} < 5.5 \text{ V}$				
		$V_{RH_SD} = V_{DDA_SD}$				
		Gain = 8	80	_	_	
		$4.5 \text{ V} < \text{V}_{\text{DDA_SD}} < 5.5 \text{ V}$				
		$V_{RH_SD} = V_{DDA_SD}$				
		Gain = 16	80	- T	_	
		$4.5 \text{ V} < \text{V}_{\text{DDA_SD}} < 5.5 \text{ V}$				
		$V_{RH_SD} = V_{DDA_SD}$				

Table 17. SDADC electrical specifications (continued)

Symbol	Parameter	Conditions		Value			
Symbol	Parameter	Conditions	Min	Тур	Max	Uni	
THD _{DIFF333}	Total harmonic	Gain = 1	65	_	_	dBF	
	distortion in differential mode, 333 Ksps	4.5 V < V _{DDA_SD} < 5.5 V					
	output rate	$V_{RH_SD} = V_{DDA_SD}$					
		Gain = 2	68	_	_		
		4.5 V < V _{DDA SD} < 5.5 V					
		$V_{RH_SD} = V_{DDA_SD}$					
		Gain = 4	74	_	_		
		4.5 V < V _{DDA_SD} < 5.5 V					
		$V_{RH_SD} = V_{DDA_SD}$					
		Gain = 8	80	_	_		
		4.5 V < V _{DDA_SD} < 5.5 V					
		$V_{RH_SD} = V_{DDA_SD}$					
		Gain = 16	80	_	_		
		4.5 V < V _{DDA_SD} < 5.5 V					
		$V_{RH_SD} = V_{DDA_SD}$					
THD _{SE150}	Total harmonic	Gain = 1	68	_	_	dBF	
	distortion in single- ended mode, 150	4.5 V < V _{DDA_SD} < 5.5 V					
	Ksps output rate	$V_{RH_SD} = V_{DDA_SD}$					
		Gain = 2	68	_	_		
		4.5 V < V _{DDA_SD} < 5.5 V					
		$V_{RH_SD} = V_{DDA_SD}$					
		Gain = 4	66	_	_		
		4.5 V < V _{DDA_SD} < 5.5 V					
		$V_{RH_SD} = V_{DDA_SD}$					
		Gain = 8	68	_	_		
		4.5 V < V _{DDA_SD} < 5.5 V					
		$V_{RH_SD} = V_{DDA_SD}$					
		Gain = 16	68	_	_		
		4.5 V < V _{DDA_SD} < 5.5 V					
		$V_{RH_SD} = V_{DDA_SD}$					
SFDR	Spurious free dynamic range	Any GAIN	60	_	_	dB	
Z _{DIFF}	Differential input	GAIN = 1	1000	1250	1500	kΩ	
	impedance ^{10, 11}	GAIN = 2	600	800	1000		
		GAIN = 4	300	400	500		
		GAIN = 8	200	250	300		
		GAIN = 16	200	250	300		

Table 17. SDADC electrical specifications (continued)

Cumbal	Dovometer	Conditions		Valu	е	Heit
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Z _{CM}	Common Mode input	GAIN = 1	1400	1800	2200	kΩ
	impedance ^{11, 12}	GAIN = 2	1000	1300	1600	
		GAIN = 4	700	950	1150	
		GAIN = 8	500	650	800	
		GAIN = 16	500	650	800	
R _{BIAS}	Bare bias resistance	_	110	144	180	kΩ
ΔV_{INTCM}	Common Mode input reference voltage ¹³	_	-12	_	+12	%
V _{BIAS}	Bias voltage	_	_	V _{RH_SD} /2	_	V
δV_{BIAS}	Bias voltage accuracy	_	-2.5	_	+2.5	%
CMRR	Common mode rejection ratio	_	20	_	_	dB
R _{Caaf}	Anti-aliasing filter	External series resistance	_	_	20	kΩ
		Filter capacitances	220	_	_	pF
f _{PASSBAND}	Pass band ⁹	_	0.01	_	0.333 * f _{ADCD_S}	kHz
δ_{RIPPLE}	Pass band ripple ¹⁴	0.333 * f _{ADCD_S}	-1	_	1	%
F _{rolloff}	Stop band attenuation	[0.5 * f _{ADCD_S} , 1.0 * f _{ADCD_S}]	40	_	_	dB
		[1.0 * f _{ADCD_S} , 1.5 * f _{ADCD_S}]	45	_	_	
		[1.5 * f _{ADCD_S} , 2.0 * f _{ADCD_S}]	50	_	_	
		[2.0 * f _{ADCD_S} , 2.5 * f _{ADCD_S}]	55	_	_	
		[2.5 * f _{ADCD_S} , f _{ADCD_M} /2]	60	_	_	

Table 17. SDADC electrical specifications (continued)

Cumbal	Parameter	Conditions		Value	e	Unit
Symbol	Parameter	Conditions	Min	Тур	Max	Uni
δ_{GROUP}	Group delay	Within pass band: Tclk is 2/f _{ADCD_M}	_	_	_	_
		OSR = 24	_	_	235.5	Tcl
		OSR = 28	_	_	275	
		OSR = 32	_	_	314.5	
		OSR = 36	_	_	354	
		OSR = 40	_	_	393.5	
		OSR = 44	_	_	433	
		OSR = 48	_	_	472.5	
		OSR = 56	_	_	551.5	
		OSR = 64	_	_	630.5	
		OSR = 72	_	_	709.5	
		OSR = 75	_	_	696	
		OSR = 80	_	_	788.5	
		OSR = 88	_	_	867.5	
		OSR = 96	_	_	946.5	
		OSR = 112	_	_	1104.5	
		OSR = 128	_	_	1262.5	
		OSR = 144	_	_	1420.5	
		OSR = 160	_	_	1578.5	
		OSR = 176	_	_	1736.5	
		OSR = 192	_	_	1894.5	
		OSR = 224	_	_	2210.5	
		OSR = 256	_	_	2526.5	
		Distortion within pass band	-0.5/ f _{ADCD_S}	_	+0.5/ f _{ADCD_S}	_
f _{HIGH}	High pass filter 3 dB frequency	Enabled	_	10e-5* fADCD_S	_	_
t _{STARTUP}	Startup time from power down state	_	_	_	100	μs
t _{LATENCY}	Latency between input data and converted	HPF = ON			δ _{GROUP} + f _{ADCD_S}	_
	data when input mux does not change ¹⁵	HPF = OFF	_	_	δ_{GROUP}	
t _{SETTLING}	Settling time after mux	Analog inputs are muxed	_	_	2*δ _{GROUP} +	_
	change	HPF = ON			3*f _{ADCD_S}	
		HPF = OFF		_	2*δ _{GROUP} + 2*f _{ADCD_S}	
ODRECOVERY	Overdrive recovery time	After input comes within range from saturation	_	_	2*δ _{GROUP} + f _{ADCD_S}	-
		HPF = ON				
		HPF = OFF	_	_	2*δ _{GROUP}	Ī

Cumbal	Parameter	Conditions		Value				
Symbol	T drameter Conditions	Min	Тур	Max	Unit			
C _{S_D}	SDADC sampling	GAIN = 1, 2, 4, 8	_	_	75*GAIN	fF		
	capacitance after sampling switch ¹⁶	GAIN = 16	_	_	600	fF		
I _{BIAS}	Bias consumption	At least one SDADC enabled	_	_	3.5	mA		
I _{ADV_D}	SDADC supply consumption	Per SDADC enabled	_	_	4.325	mA		
I _{ADR_D}	SDADC reference current consumption	Per SDADC enabled	_	_	20	μA		

- 1. For input voltage above the maximum and below the clamp voltage of the input pad, there is no latch-up concern, and the signal will only be "clipped."
- 2. VINP is the input voltage applied to the positive terminal of the SDADC
- 3. VINM is the input voltage applied to the negative terminal of the SDADC
- 4. Sampling is generated internally f_{SAMPLING} = f_{ADCD_M}/2
- 5. For Gain = 16, SDADC resolution is 15 bit.
- 6. Calibration of gain is possible when gain = 1. Offset Calibration should be done with respect to $0.5^*V_{RH_SD}$ for differential mode and single ended mode with negative input = $0.5^*V_{RH_SD}$. Offset Calibration should be done with respect to 0 for single ended mode with negative input = 0. Both Offset and Gain Calibration is guaranteed for +/-5% variation of V_{RH_SD} , +/-10% variation of V_{DDA_SD} , +/-50 C temperature variation.
- 7. Offset and gain error due to temperature drift can occur in either direction (+/-) for each of the SDADCs on the device.
- 8. SDADC is functional in the range 3.6 V < V_{DDA_SD} < 4.0 V: SNR parameter degrades by 3 dB. SDADC is functional in the range 3.0 V < $V_{RH\ SD}$ < 4.0 V: SNR parameter degrades by 9 dB.
- 9. SNR values guaranteed only if external noise on the ADC input pin is attenuated by the required SNR value in the frequency range of f_{ADCD_M} f_{ADCD_S} to f_{ADCD_M} + f_{ADCD_S}, where f_{ADCD_M} is the input sampling frequency and f_{ADCD_S} is the output sample frequency. A proper external input filter should be used to remove any interfering signals in this frequency range.
- 10. Input impedance in differential mode $Z_{IN} = Z_{DIFF}$
- 11. Input impedance given at $f_{ADCD_M} = 16$ MHz. Impedance is inversely proportional to SDADC clock frequency. Z_{DIFF} (f_{ADCD_M}) = (16 MHz / f_{ADCD_M}) * Z_{DIFF} , Z_{CM} (f_{ADCD_M}) = (16 MHz / f_{ADCD_M}) * Z_{CM} .
- 12. Input impedance in single-ended mode $Z_{IN} = (2 * Z_{DIFF} * Z_{CM}) / (Z_{DIFF} + Z_{CM})$
- 13. V_{INTCM} is the Common Mode input reference voltage for the SDADC. It has a nominal value of (V_{RH SD} V_{RL SD}) / 2.
- 14. The $\pm 1\%$ passband ripple specification is equivalent to 20 * \log_{10} (0.99) = 0.087 dB.
- 15. Propagation of the information from the pin to the register CDR[CDATA] and the flags SFR[DFEF] and SFR[DFFF] is given by the different modules that must be crossed: delta/sigma filters, high pass filter, FIFO module, and clock domain synchronizers. The time elapsed between data availability at the pin and internal SDADC module registers is given by the following formula, where f_{ADCD_S} is the after decimation ADC output data rate, f_{ADCD_M}/2 is the modulator sampling rate and f_{FM_PER_CLK} is the frequency of the peripheral bridge clock feeds to the ADC S/D module.

REGISTER LATENCY = $t_{LATENCY} + 0.5/f_{ADCD_S} + 2 (\sim +1)/f_{ADCD_M} + 2(\sim +1)/f_{FM_PER_CLK}$

The (~+1) symbol refers to the number of clock cycles uncertainty (from 0 to 1 clock cycle) to be added due to resynchronization of the signal during clock domain crossing.

Some further latency may be added by the target module (core, DMA, interrupt) controller to process the data received from the SDADC module.

16. This capacitance does not include pin capacitance, that can be considered together with external capacitance, before sampling switch.

3.9 Temperature Sensor

The following table describes the Temperature Sensor electrical characteristics.

Table 18. Temperature Sensor electrical characteristics

Cymbol	Parameter	Conditions		Unit			
Symbol	Farameter	Conditions	Min	Тур	Max	, J.III	
_	Temperature monitoring range	_	-40	_	150	°C	
T _{SENS}	Sensitivity	_	_	5.18	_	mV/°C	
T _{ACC}	Accuracy	-40°C < T _J < 150°C	- 5	_	5	°C	
I _{TEMP_SENS}	V _{DDA_EQA} power supply current, per Temp Sensor	_		_	700	μΑ	

3.10 LVDS pad electrical characteristics

The LVDS pad is used for the Microsecond Channel (MSC) and DSPI LVDS interfaces, with different characteristics given in the following tables.

3.10.1 MSC/DSPI LVDS interface timing diagrams




Figure 7. MSC/DSPI LVDS timing definition




Figure 8. Power-down exit time




Figure 9. Rise/fall time

3.10.2 MSC/DSPI LVDS interface electrical characteristics

Table 19. LVDS pad startup and receiver electrical characteristics¹

Symbol	Parameter	Conditions	Value			Unit
Symbol	Farameter	Conditions	Min	Тур	Max	
	S	STARTUP ² , ³				
t _{STRT_BIAS}	Bias current reference startup time ⁴	_	_	0.5	4	μs
t _{PD2NM_TX}	Transmitter startup time (power down to Normal mode) ⁵	_	_	0.4	2.75	μs

Table 19. LVDS pad startup and receiver electrical characteristics¹ (continued)

Cumbal	Parameter	Conditions		Value		Unit
Symbol	Parameter	Conditions	Min	Тур	Max	
t _{SM2NM_TX}	Transmitter startup time (Sleep mode to Normal mode) ⁶	Not applicable to the MSC/DSPI LVDS pad	_	0.2	0.5	μs
t _{PD2NM_RX}	Receiver startup time (power down to Normal mode) ⁷	_	_	20	40	ns
t _{PD2SM_RX}	Receiver startup time (power down to Sleep mode) ⁸	Not applicable to the MSC/DSPI LVDS pad	_	20	50	ns
I _{LVDS_BIAS}	LVDS bias current consumption	Tx or Rx enabled	_	_	0.95	mA
	TRANSMISSION LINE	CHARACTERISTICS (PCB Track)				
Z ₀	Transmission line characteristic impedance	_	47.5	50	52.5	Ω
Z _{DIFF}	Transmission line differential impedance	—	95	100	105	Ω
		RECEIVER				•
V _{ICOM}	Common mode voltage	_	0.15 ⁹	_	1.6 ¹⁰	V
ΔVII	Differential input voltage	_	100	_	_	mV
V _{HYS}	Input hysteresis	_	25	_	_	mV
R _{IN}	Terminating resistance	V _{DDEH} = 3.0 V to 5.5 V	80	125	150	Ω
C _{IN}	Differential input capacitance ¹¹	_	_	3.5	6.0	pF
I _{LVDS_RX}	Receiver DC current consumption	Enabled	_	_	0.5	mA

- The LVDS pad startup and receiver electrical characteristics in this table apply to MSC/DSPI LVDS pad except where noted in the conditions.
- 2. All startup times are defined after a 2 peripheral bridge clock delay from writing to the corresponding enable bit in the LVDS control registers (LCR) of the and High-Speed Debug modules.
- 3. Startup times are valid for the maximum external loads CL defined in HSD and MSC/DSPI transmitter electrical characteristic tables.
- 4. Bias startup time is defined as the time taken by the current reference block to reach the settling bias current after being enabled.
- Total transmitter startup time from power down to normal mode is t_{STRT_BIAS} + t_{PD2NM_TX} + 2 peripheral bridge clock periods.
- Total transmitter startup time from sleep mode to normal mode is t_{SM2NM_TX} + 2 peripheral bridge clock periods. Bias block remains enabled in sleep mode.
- 7. Total receiver startup time from power down to normal mode is $t_{STRT_BIAS} + t_{PD2NM_RX} + 2$ peripheral bridge clock periods.
- 8. Total receiver startup time from power down to sleep mode is t_{PD2SM_RX} + 2 peripheral bridge clock periods. Bias block remains enabled in sleep mode.
- 9. Absolute min = 0.15 V (285 mV/2) = 0 V
- 10. Absolute max = 1.6 V + (285 mV/2) = 1.743 V
- 11. Total internal capacitance including receiver and termination, co-bonded GPIO pads, and package contributions. For bare die devices, subtract the package value given in Figure 10

Table 20. MSC/DSPI LVDS transmitter electrical characteristics¹

Symbol	Parameter	Conditions		Unit		
Symbol	Falametei	Conditions	Min	Тур	Max	""
f _{DATA}	Data rate	_	_	_	80	Mbps
V _{OS}	Common mode voltage	_	1.08	_	1.32	V
IV _{OD} I	Differential output voltage swing (terminated) ² , ³	_	150	200	400	mV

Table 20. MSC/DSPI LVDS transmitter electrical characteristics¹ (continued)

Symbol	Parameter	Conditions	Value			Unit
			Min	Тур	Max	
t _{TR}	Rise/Fall time (10%–90% of swing) ² , ³	_	0.8	_	4.0	ns
C _L	External lumped differential load capacitance ²	V _{DDE} = 4.5 V	_	_	50	pF
		V _{DDE} = 3.0 V	_	_	39	
I _{LVDS_TX}	Transmitter DC current consumption	Enabled	1	_	4.0	mA

- 1. The MSC and DSPI LVDS pad electrical characteristics are based on the application circuit and typical worst-case internal capacitance values given in Figure 10.
- 2. Valid for maximum data rate f_{DATA}. Value given is the capacitance on each terminal of the differential pair, as shown in Figure 10.
- 3. Valid for maximum external load C_L.




Figure 10. LVDS pad external load diagram

3.11 Power management: PMC, POR/LVD, power sequencing

3.11.1 Power management electrical characteristics

The power management module monitors the different power supplies. It also generates the internal supplies that are required for correct device functionality. The power management is supplied by the V_{DDPMC} supply.

3.11.1.1 LDO mode recommended power transistors

Only specific orderable part numbers of MPC5775E support LDO regulation mode. See Ordering information for MPC5775E parts that support this regulation mode.

The following NPN transistors are recommended for use with the on-chip LDO voltage regulator controller: ON SemiconductorTM NJD2873. The collector of the external transistor is preferably connected to the same voltage supply source as the output stage of the regulator.

The following table describes the characteristics of the power transistors.

Symbol **Parameter** Value Unit DC current gain (Beta) 60-550 h_{FE} P_D Absolute minimum power dissipation 1.60 W Maximum DC collector current 2.0 Α I_{CMaxDC} Collector to emitter saturation voltage **VCE_{SAT}** 300 mV V_{BE} Base to emitter voltage 0.95 ٧ V_c Minimum voltage at transistor collector 2.5 ٧

Table 21. Recommended operating characteristics

The following table shows the recommended components to be used in LDO regulation mode.

Table 22. Recommended operating characteristics

			, ,
Part name	Part type	Nominal	Description
Q1	NPN BJT	h _{FE} = 400	NJD2873: ON Semiconductor LDO voltage regulator
٥.			

Part name	Part type	Nominal	Description
Q1	NPN BJT	h _{FE} = 400	NJD2873: ON Semiconductor LDO voltage regulator controller (VRC)
CI	Capacitor	4.7 μF - 20 V	Ceramic capacitor, total ESR < 70 mΩ
CE	Capacitor	0.047–0.049 μF - 7 V	Ceramic—one capacitor for each V _{DD} pin
CV	Capacitor	22 μF - 20 V	Ceramic V _{DDPMC} (optional 0.1 μF)
CD	Capacitor	22 μF - 20 V	Ceramic supply decoupling capacitor, ESR < 50 m Ω (as close as possible to NPN collector)
СВ	Capacitor	0.1 μF - 7 V	Ceramic V _{DDPWR}
R	Resistor	Application specific	Optional; reduces thermal loading on the NPN with high V _{DDPMC} levels

The following diagram shows the LDO configuration connection.




Figure 11. VRC 1.2 V LDO configuration

3.11.1.2 SMPS mode recommended external components and characteristics

The following table shows the recommended components to be used in SMPS regulation mode.

Part name	Part type	Nominal	Description
Q1	p-MOS	3 A - 20 V	SQ2301ES / FDC642P or equivalent: low threshold p-MOS, Vth < 2.0 V, Rdson @ 4.5 V < 100 m Ω , Cg < 5 nF
D1	Schottky	2 A - 20 V	SS8P3L or equivalent: Vishay™ low Vf Schottky diode
L	Inductor	3-4 μH - 1.5 A	Buck shielded coil low ESR
CI	Capacitor	22 μF - 20 V	Ceramic capacitor, total ESR < 70 mΩ
CE	Capacitor	0.1 μF - 7 V	Ceramic—one capacitor for each V _{DD} pin
CV	Capacitor	22 μF - 20 V	Ceramic V _{DDPMC} (optional 0.1 µF capacitor in parallel)
CD	Capacitor	22 μF - 20 V	Ceramic supply decoupling capacitor, ESR < 50 m Ω (as close as possible to the p-MOS source)
R	Resistor	2.0-4.7 kΩ	Pullup for power p-MOS gate
СВ	Capacitor	22 μF - 20 V	Ceramic, connect 100 nF capacitor in parallel (as close as possible to package to reduce current loop from V_{DDPWR} to V_{SSPWR})

Table 23. Recommended operating characteristics

The following diagram shows the SMPS configuration connection.

38




Figure 12. SMPS configuration

NOTE

The REGSEL pin is tied to V_{DDPMC} to select SMPS. If REGSEL is 0, the chip boots with the linear regulator.

See Power sequencing requirements for details about V_{DDPMC} and V_{DDPWR} .

The SMPS regulator characteristics appear in the following table.

Value **Symbol Parameter Conditions** Unit Min Typ Trimmed 1000 1220 **SMPS**_{CLOCK} SMPS oscillator frequency 825 kHz **SMPS**_{SLOPE} SMPS soft-start ramp slope 0.025 V/µs 0.01 0.05 $\mathsf{SMPS}_{\mathsf{EFF}}$ SMPS typical efficiency 70 %

Table 24. SMPS electrical characteristics

3.11.2 Power management integration

To ensure correct functionality of the device, use the following recommended integration scheme for LDO mode.




Figure 13. Recommended supply pin circuits

The following table describes the supply stability capacitances required on the device for proper operation.

Table 25. Device power supply integration

Symbol	Parameter	Conditions	Value ¹			Unit
Symbol	Faranteter	Conditions	Min	Тур	Max	J
C _{LV}	Minimum V _{DD} external bulk capacitance ^{2, 3}	LDO mode	4.7	_	_	μF
		SMPS mode	22	_	_	μF
C _{SMPSPWR}	Minimum SMPS driver supply capacitance	_	22	_	_	μF
C _{HV_PMC}	Minimum V _{DDPMC} external bulk capacitance ^{4, 5}	LDO mode	22	_	_	μF
		SMPS mode	22		_	μF
C _{HV_IO}	Minimum V _{DDEx} /V _{DDEHx} external capacitance ²	_		4.7 ⁶	_	μF
C _{HV_FLA}	Minimum V _{DD_FLA} external capacitance ⁷	_	1.0	2.0	_	μF
C _{HV_ADC_EQA/B}	Minimum V _{DDA_EQA/B} external capacitance ⁸	_	0.01		_	μF

Table 25. Device power supply integration (continued)

Symbol	Parameter	Conditions		1	Unit	
	raiametei	Conditions	Min	Тур	Max	Ollit
C _{REFEQ}	Minimum REF _{BYPCA/B} external capacitance ⁹	_	0.01	_	_	μF
C _{HV_ADC_SD}	Minimum V _{DDA_SD} external capacitance ¹⁰	_	1.0	2.2	_	μF

- 1. See Figure 13 for capacitor integration.
- 2. Recommended X7R or X5R ceramic low ESR capacitors, ±15% variation over process, voltage, temperature, and aging.
- 3. Each V_{DD} pin requires both a 47 nF and a 0.01 µF capacitor for high-frequency bypass and EMC requirements.
- 4. Recommended X7R or X5R ceramic low ESR capacitors, ±15% variation over process, voltage, temperature, and aging.
- 5. Each V_{DDPMC} pin requires both a 47 nF and a 0.01 μF capacitor for high-frequency bypass and EMC requirements.
- The actual capacitance should be selected based on the I/O usage in order to keep the supply voltage within its operating range.
- 7. The recommended flash regulator composition capacitor is 2.0 μ F typical X7R or X5R, with -50% and +35% as min and max. This puts the min cap at 0.75 μ F.
- 8. For noise filtering it is recommended to add a high frequency bypass capacitance of 0.1 μ F between $V_{DDA_EQA/B}$ and V_{SSA_EQ} .
- 9. For noise filtering it is recommended to add a high frequency bypass capacitance of 0.1 μF between REF_{BYPCA/B} and V_{SS}.
- 10. For noise filtering it is recommended to add a high frequency bypass capacitance of 0.1 μ F between V_{DDA_SD} and V_{SSA_SD} .

3.11.3 Device voltage monitoring

The LVD/HVDs for the device and their levels are given in the following table. Voltage monitoring threshold definition is provided in the following figure.




Figure 14. Voltage monitor threshold definition

Table 26. Voltage monitor electrical characteristics 1, 2

			Co	nfigura	tion	Value			
Symbol	Parameter	Conditions	Trim bits	Mask Opt.	Pow. Up	Min	Тур	Max	Unit
POR098_c ³	LV internal supply power	Rising voltage (powerup)	N/A	No	Enab.	960	1010	1060	mV
	on reset	Falling voltage (power down)				940	990	1040	
LVD_core_hot	LV internal ⁴ supply low	Rising voltage (untrimmed)	4bit	No	Enab.	1100	1140	1183	mV
	voltage monitoring	Falling voltage (untrimmed)				1080	1120	1163	
		Rising voltage (trimmed)				1142	1165	1183	
		Falling voltage (trimmed)				1122	1145	1163	
LVD_core_cold	'''	Rising voltage	4bit	Yes	Disab.	1165	1180	1198	mV
	voltage monitoring	Falling voltage				1136	1160	1178	
HVD_core	LV internal cold supply	Rising voltage	4bit	Yes	Disab.	1338	1365	1385	mV
	high voltage monitoring	Falling voltage				1318	1345	1365	

Table 26. Voltage monitor electrical characteristics 1, 2 (continued)

			Co	nfigura	tion		Value		
Symbol	Parameter	Conditions	Trim bits	Mask Opt.	Pow. Up	Min	Тур	Max	Unit
POR_HV	HV V _{DDPMC} supply power	Rising voltage (powerup)	N/A	No	Enab.	2444	2600	2756	mV
	on reset threshold	Falling voltage (power down)				2424	2580	2736	
LVD_HV	HV internal V _{DDPMC} supply	Rising voltage (untrimmed)	4bit	No	Enab.	2935	3023	3112	mV
	low voltage monitoring	Falling voltage (untrimmed)	1			2922	3010	3099	
		Rising voltage (trimmed)				2946	3010	3066	
		Falling voltage (trimmed)				2934	2998	3044	
HVD_HV	high voltage monitoring	Rising voltage	4bit	Yes	Disab.	5696	5860	5968	mV
		Falling voltage				5666	5830	5938	
LVD_FLASH	FLASH supply low voltage monitoring ⁶	Rising voltage (untrimmed)	4bit	No	Enab.	2935	3023	3112	mV
		Falling voltage (untrimmed)				2922	3010	3099	
		Rising voltage (trimmed)				2956	3010	3053	
		Falling voltage (trimmed)				2944	2998	3041	
HVD_FLASH	FLASH supply high	Rising voltage	4bit	Yes	Disab.	3456	3530	3584	mV
	voltage monitoring ⁶	Falling voltage				3426	3500	3554	
LVD_IO	Main I/O V _{DDEH1} supply	Rising voltage (untrimmed)	4bit	No	Enab.	3250	3350	3488	mV
	low voltage monitoring	Falling voltage (untrimmed)				3220	3320	3458	
		Rising voltage (trimmed)				3347	3420	3468	
		Falling voltage (trimmed)				3317	3390	3438	
t _{VDASSERT}	Voltage detector threshold crossing assertion	_	_	_	_	0.1	_	2.0	μs
t _{VDRELEASE}	Voltage detector threshold crossing de-assertion	_	_	_	_	5	_	20	μs

- LVD is released after t_{VDRSLEASE} temporization when upper threshold is crossed; LVD is asserted t_{VDASSERT} after detection when lower threshold is crossed.
- HVD is released after t_{VDRELEASE} temporization when lower threshold is crossed; HVD is asserted t_{VDASSERT} after detection when upper threshold is crossed.
- 3. POR098_c threshold is an untrimmed value, before the completion of the power-up sequence. All other LVD/HVD thresholds are provided after trimming.
- 4. LV internal supply levels are measured on device internal supply grid after internal voltage drop.
- 5. LV external supply levels are measured on the die side of the package bond wire after package voltage drop.
- 6. V_{DDFLA} range is guaranteed when internal flash memory regulator is used.

3.11.4 Power sequencing requirements

Requirements for power sequencing include the following.

NOTE

In these descriptions, *star route layout* means a track split as close as possible to the power supply source. Each of the split tracks is routed individually to the intended end connection.

- 1. For both LDO mode and SMPS mode, V_{DDPMC} and V_{DDPWR} must be connected together (shorted) to ensure aligned voltage ramping up/down. In addition:
 - For SMPS mode, a star route layout of the power track is required to minimize mutual noise. If SMPS mode is not used, the star route layout is not required.
 V_{DDPWR} is the supply pin for the SMPS circuitry.
 - For 3.3 V operation, V_{DDFLA} must also be star routed and shorted to V_{DDPWR} and V_{DDPMC} . This triple connection is required because 3.3 V does not guarantee correct functionality of the internal V_{DDFLA} regulator. Consequently, V_{DDFLA} is supplied externally.
- 2. V_{DDA MISC}: IRC operation is required to provide the clock for chip startup.
 - The V_{DDPMC}, V_{DD}, and V_{DDEH1} (reset pin pad segment) supplies are monitored.
 They hold IRC until all of them reach operational voltage. In other words,
 V_{DDA_MISC} must reach its specified minimum operating voltage before or at the same time that all of these monitored voltages reach their respective specified minimum voltages.
 - An alternative is to connect the same supply voltage to both V_{DDEH1} and V_{DDA_MISC}. This alternative approach requires a star route layout to minimize mutual noise.
- 3. Multiple V_{DDEx} supplies can be powered up in any order.
 - During any time when V_{DD} is powered up but V_{DDEx} is not yet powered up: pad outputs are unpowered.
 - During any time when V_{DDEx} is powered up before all other supplies: all pad output buffers are tristated.
- 4. Ramp up V_{DDA EO} before V_{DD}. Otherwise, a reset might occur.
- 5. When the device is powering down while using the internal SMPS regulator, V_{DDPMC} and V_{DDPWR} supplies must ramp down through the voltage range from 2.5 V to 1.5 V in less than 1 second. Slower ramp-down times might result in reduced lifetime reliability of the device.

3.12 Flash memory specifications

3.12.1 Flash memory program and erase specifications NOTE

All timing, voltage, and current numbers specified in this section are defined for a single embedded flash memory within an SoC, and represent average currents for given supplies and operations.

Table 27 shows the estimated Program/Erase times.

Table 27. Flash memory program and erase specifications

Symbol	Characteristic ¹	Typ ²	Factory Programming ^{3, 4}		F	Field Update		Unit
			Initial Max	Initial Max, Full Temp	Typical End of Life ⁵	Lifeti	me Max ⁶	
			20°C ≤T _A ≤30°C	-40°C ≤T _J ≤150°C	-40°C ≤T _J ≤150°C	≤ 1,000 cycles	≤ 250,000 cycles	
t _{dwpgm}	Doubleword (64 bits) program time	43	100	150	55	500	•	μs
t _{ppgm}	Page (256 bits) program time	73	200	300	108	500		μs
t _{qppgm}	Quad-page (1024 bits) program time	268	800	1,200	396	2,000		μs
t _{16kers}	16 KB Block erase time	168	290	320	250	1,000		ms
t _{16kpgm}	16 KB Block program time	34	45	50	40	1,000		ms
t _{32kers}	32 KB Block erase time	217	360	390	310	1,200		ms
t _{32kpgm}	32 KB Block program time	69	100	110	90	1,200		ms
t _{64kers}	64 KB Block erase time	315	490	590	420	1,600		ms
t _{64kpgm}	64 KB Block program time	138	180	210	170	1,600		ms
t _{256kers}	256 KB Block erase time	884	1,520	2,030	1,080	4,000	_	ms
t _{256kpgm}	256 KB Block program time	552	720	880	650	4,000	_	ms

^{1.} Program times are actual hardware programming times and do not include software overhead. Block program times assume quad-page programming.

^{2.} Typical program and erase times represent the median performance and assume nominal supply values and operation at 25 °C. Typical program and erase times may be used for throughput calculations.

^{3.} Conditions: ≤ 150 cycles, nominal voltage.

^{4.} Plant Programing times provide guidance for timeout limits used in the factory.

^{5.} Typical End of Life program and erase times represent the median performance and assume nominal supply values. Typical End of Life program and erase values may be used for throughput calculations.

^{6.} Conditions: $-40^{\circ}\text{C} \le T_{\text{J}} \le 150^{\circ}\text{C}$, full spec voltage.

3.12.2 Flash memory Array Integrity and Margin Read specifications Table 28. Flash memory Array Integrity and Margin Read specifications

Symbol	Characteristic	Min	Typical	Max ¹	Units 2
t _{ai16kseq}	Array Integrity time for sequential sequence on 16 KB block.	_	_	512 x Tperiod x Nread	_
t _{ai32kseq}	Array Integrity time for sequential sequence on 32 KB block.	_	_	1024 x Tperiod x Nread	_
t _{ai64kseq}	Array Integrity time for sequential sequence on 64 KB block.	_	_	2048 x Tperiod x Nread	_
tai256kseq	Array Integrity time for sequential sequence on 256 KB block.	_	_	8192 x Tperiod x Nread	_
t _{mr16kseq}	Margin Read time for sequential sequence on 16 KB block.	73.81	_	110.7	μs
t _{mr32kseq}	Margin Read time for sequential sequence on 32 KB block.	128.43	_	192.6	μs
t _{mr64kseq}	Margin Read time for sequential sequence on 64 KB block.	237.65	_	356.5	μs
t _{mr256kseq}	Margin Read time for sequential sequence on 256 KB block.	893.01	_	1,339.5	μs

- 1. Array Integrity times need to be calculated and is dependent on system frequency and number of clocks per read. The equation presented require Tperiod (which is the unit accurate period, thus for 200 MHz, Tperiod would equal 5e-9) and Nread (which is the number of clocks required for read, including pipeline contribution. Thus for a read setup that requires 6 clocks to read with no pipeline, Nread would equal 6. For a read setup that requires 6 clocks to read, and has the address pipeline set to 2, Nread would equal 4 (or 6 2).)
- 2. The units for Array Integrity are determined by the period of the system clock. If unit accurate period is used in the equation, the results of the equation are also unit accurate.

3.12.3 Flash memory module life specifications


Table 29. Flash memory module life specifications

Symbol	Characteristic	Conditions	Min	Typical	Units
Array P/E cycles	Number of program/erase cycles per block for 16 KB, 32 KB and 64 KB blocks. ¹	_	250,000	_	P/E cycles
	Number of program/erase cycles per block for 256 KB blocks. ²	_	1,000	250,000	P/E cycles
Data retention	Minimum data retention.	Blocks with 0 - 1,000 P/E cycles.	50	_	Years
		Blocks with 100,000 P/E cycles.	20	_	Years
		Blocks with 250,000 P/E cycles.	10	_	Years

- 1. Program and erase supported across standard temperature specs.
- 2. Program and erase supported across standard temperature specs.

3.12.4 Data retention vs program/erase cycles

Graphically, Data Retention versus Program/Erase Cycles can be represented by the following figure. The spec window represents qualified limits. The extrapolated dotted line demonstrates technology capability, however is beyond the qualification limits.



3.12.5 Flash memory AC timing specifications

Table 30. Flash memory AC timing specifications

Symbol	Characteristic	Min	Typical	Max	Units
t _{psus}	Time from setting the MCR-PSUS bit until MCR-DONE bit is set to a 1.	_	9.4 plus four system clock periods	11.5 plus four system clock periods	μѕ
t _{esus}	Time from setting the MCR-ESUS bit until MCR-DONE bit is set to a 1.	_	plus four system clock periods	20.8 plus four system clock periods	μѕ
t _{res}	Time from clearing the MCR-ESUS or PSUS bit with EHV = 1 until DONE goes low.	_	_	100	ns

Table 30. Flash memory AC timing specifications (continued)

Symbol	Characteristic	Min	Typical	Max	Units
t _{done}	Time from 0 to 1 transition on the MCR-EHV bit initiating a program/erase until the MCR-DONE bit is cleared.	_	_	5	ns
^t dones	Time from 1 to 0 transition on the MCR-EHV bit aborting a program/erase until the MCR-DONE bit is set to a 1.	_	16 plus four system clock periods	20.8 plus four system clock periods	μs
t _{drcv}	Time to recover once exiting low power mode.	16 plus seven system clock periods.	_	45 plus seven system clock periods	μs
t _{aistart}	Time from 0 to 1 transition of UT0-AIE initiating a Margin Read or Array Integrity until the UT0-AID bit is cleared. This time also applies to the resuming from a suspend or breakpoint by clearing AISUS or clearing NAIBP	_	_	5	ns
t _{aistop}	Time from 1 to 0 transition of UT0-AIE initiating an Array Integrity abort until the UT0-AID bit is set. This time also applies to the UT0-AISUS to UT0-AID setting in the event of a Array Integrity suspend request.	_	_	80 plus fifteen system clock periods	ns
t _{mrstop}	Time from 1 to 0 transition of UT0-AIE initiating a Margin Read abort until the UT0-AID bit is set. This time also applies to the UT0-AISUS to UT0-AID setting in the event of a Margin Read suspend request.	10.36 plus four system clock periods	_	20.42 plus four system clock periods	μѕ

3.12.6 Flash memory read wait-state and address-pipeline control settings

The following table describes the recommended settings of the Flash Memory Controller's PFCR1[RWSC] and PFCR1[APC] fields at various flash memory operating frequencies, based on specified intrinsic flash memory access times of the C55FMC array at 150°C.

Table 31. Flash memory read wait-state and address-pipeline control combinations

Flash memory frequency	RWSC	APC	Flash memory read latency on mini-cache miss (# of f _{PLATF} clock periods)	Flash memory read latency on mini-cache hit (# of f _{PLATF} clock periods)
0 MHz < f _{PLATF} ≤ 33 MHz	0	0	3	1
$33 \text{ MHz} < f_{PLATF} \le 100 \text{ MHz}$	2	1	5	1

Table 31. Flash memory read wait-state and address-pipeline control combinations (continued)

Flash memory frequency	RWSC	APC	Flash memory read latency on mini-cache miss (# of f _{PLATF} clock periods)	Flash memory read latency on mini-cache hit (# of f _{PLATF} clock periods)
100 MHz < f _{PLATF} ≤ 133 MHz	3	1	6	1

3.13 AC timing

3.13.1 Generic timing diagrams

The generic timing diagrams in Figure 15 and Figure 16 apply to all I/O pins with pad types SR and FC. See the associated MPC5775E Microsoft Excel® file in the Reference Manual for the pad type for each pin.




Figure 15. Generic output delay/hold timing




Figure 16. Generic input setup/hold timing

3.13.2 Reset and configuration pin timing

Table 32. Reset and configuration pin timing¹

Spec	Characteristic	Symbol	Min	Max	Unit
1	RESET Pulse Width	t _{RPW}	10	_	t _{cyc} ²
2	RESET Glitch Detect Pulse Width	t _{GPW}	2	_	t _{cyc} ²
3	PLLCFG, BOOTCFG, WKPCFG Setup Time to RSTOUT Valid	t _{RCSU}	10	_	t _{cyc} ²
4	PLLCFG, BOOTCFG, WKPCFG Hold Time to RSTOUT Valid	t _{RCH}	0	_	t _{cyc} ²

^{1.} Reset timing specified at: V_{DDEH} = 3.0 V to 5.25 V, V_{DD} = 1.08 V to 1.32 V, TA = TL to TH.

^{2.} For further information on t_{cvc} , see Table 3.






Figure 17. Reset and configuration pin timing

3.13.3 IEEE 1149.1 interface timing

Table 33. JTAG pin AC electrical characteristics¹

#	Symbol	mbol Characteristic	Va	lue	Unit
#	Symbol		Min	Max	Unit
1	t _{JCYC}	TCK cycle time	100	_	ns
2	t _{JDC}	TCK clock pulse width	40	60	%
3	t _{TCKRISE}	TCK rise and fall times (40%–70%)	_	3	ns
4	t _{TMSS} , t _{TDIS}	TMS, TDI data setup time	5	_	ns
5	t _{TMSH} , t _{TDIH}	TMS, TDI data hold time	5	_	ns
6	t _{TDOV}	TCK low to TDO data valid	_	16 ²	ns
7	t _{TDOI}	TCK low to TDO data invalid	0	_	ns
8	t _{TDOHZ}	TCK low to TDO high impedance	_	15	ns
9	t _{JCMPPW}	JCOMP assertion time	100	_	ns
10	t _{JCMPS}	JCOMP setup time to TCK low	40	_	ns
11	t _{BSDV}	TCK falling edge to output valid	_	600 ³	ns
12	t _{BSDVZ}	TCK falling edge to output valid out of high impedance	_	600	ns
13	t _{BSDHZ}	TCK falling edge to output high impedance	_	600	ns
14	t _{BSDST}	Boundary scan input valid to TCK rising edge	15	_	ns
15	t _{BSDHT}	TCK rising edge to boundary scan input invalid	15	_	ns

- 1. These specifications apply to JTAG boundary scan only. See Table 34 for functional specifications.
- 2. Timing includes TCK pad delay, clock tree delay, logic delay and TDO output pad delay.
- 3. Applies to all pins, limited by pad slew rate. Refer to I/O delay and transition specification and add 20 ns for JTAG delay.




Figure 18. JTAG test clock input timing




Figure 19. JTAG test access port timing




Figure 20. JTAG JCOMP timing




Figure 21. JTAG boundary scan timing

3.13.4 Nexus timing

Table 34. Nexus debug port timing¹

Spec	Characteristic	Symbol	Min	Max	Unit
1	MCKO Cycle Time	t _{MCYC}	2	8	t _{CYC}
2	MCKO Duty Cycle	t _{MDC}	40	60	%
3	MCKO Low to MDO Data Valid ²	t _{MDOV}	-0.1	0.2	t _{MCYC}
4	MCKO Low to MSEO Data Valid ²	t _{MSEOV}	-0.1	0.2	t _{MCYC}
5	MCKO Low to EVTO Data Valid ²	t _{EVTOV}	-0.1	0.2	t _{MCYC}
6	EVTI Pulse Width	t _{EVTIPW}	4.0	_	t _{TCYC}
7	EVTO Pulse Width	t _{EVTOPW}	1	_	t _{MCYC}
8	TCK Cycle Time	t _{TCYC}	2 ³	1	t _{CYC}

Table 34. Nexus debug port timing¹ (continued)

Spec	Characteristic	Symbol	Min	Max	Unit
8	Absolute minimum TCK cycle time ⁴ (TDO sampled on posedge of TCK)	t _{TCYC}	40 ⁵	_	ns
	Absolute minimum TCK cycle time ⁴ (TDO sampled on negedge of TCK)		20 ⁵	_	
9	TCK Duty Cycle	t _{TDC}	40	60	%
10	TDI, TMS Data Setup Time ⁶	t _{NTDIS} , t _{NTMSS}	8	_	ns
11	TDI, TMS Data Hold Time ⁶	T _{NTDIH} , t _{NTMSH}	5	_	ns
12	TCK Low to TDO Data Valid ⁶	t _{NTDOV}	0	18	ns
13	RDY Valid to MCKO ⁷	_	_	_	_
14	TDO hold time after TCLK low ⁶	t _{NTDOH}	1	_	ns

- 1. All Nexus timing relative to MCKO is measured from 50% of MCKO and 50% of the respective signal. Nexus timing specified at V_{DD} = 1.08 V to 1.32 V, V_{DDE} = 3.0 V to 3.6 V, V_{DD33} and V_{DDSYN} = 3.0 V to 3.6 V, T_A = T_L to T_H , and T_L and T_L = 30 pF with DSC = 0b10.
- 2. MDO, MSEO, and EVTO data is held valid until next MCKO low cycle.
- 3. This is a functionally allowable feature. However, it may be limited by the maximum frequency specified by the absolute minimum TCK period specification.
- 4. This value is TDO propagation time plus 2 ns setup time to sampling edge.
- 5. This may require a maximum clock speed that is less than the maximum functional capability of the design depending on the actual system frequency being used.
- 6. Applies to TMS pin timing for the bit frame when using the 1149.7 advanced protocol.
- 7. The RDY pin timing is asynchronous to MCKO. The timing is guaranteed by design to function correctly.




Figure 22. Nexus timings




Figure 23. Nexus TCK, TDI, TMS, TDO Timing

3.13.5 External interrupt timing (IRQ/NMI pin)

Table 35. External Interrupt timing¹

Spec	Characteristic	Symbol	Min	Max	Unit
1	IRQ/NMI Pulse Width Low	t _{IPWL}	3	_	t _{cyc} ²
2	IRQ/NMI Pulse Width High	t _{IPWH}	3	_	t _{cyc} ²
3	IRQ/NMI Edge to Edge Time ³	t _{ICYC}	6		t _{cyc} ²

- 1. IRQ/NMI timing specified at V_{DD} = 1.08 V to 1.32 V, V_{DDEH} = 3.0 V to 5.5 V, T_A = T_L to T_H .
- 2. For further information on t_{cyc} , see Table 3.
- 3. Applies when IRQ/NMI pins are configured for rising edge or falling edge events, but not both.




Figure 24. External interrupt timing

3.13.6 eTPU timing

Table 36. eTPU timing¹

[Spec	Characteristic	Symbol	Min	Max	Unit
	1	eTPU Input Channel Pulse Width	t _{ICPW}	4	_	t _{CYC_ETPU} ²
	2	eTPU Output Channel Pulse Width	t _{OCPW}	1 ³	_	t _{CYC_ETPU} ²

- 1. eTPU timing specified at V_{DD} = 1.08 V to 1.32 V, V_{DDEH} = 3.0 V to 5.5 V, T_A = T_L to T_H , and C_L = 200 pF with SRC = 0b00.
- 2. For further information on $_{\mbox{tCYC_ETPU}},$ see Table 3.
- 3. This specification does not include the rise and fall times. When calculating the minimum eTPU pulse width, include the rise and fall times defined in the slew rate control fields (SRC) of the pad configuration registers (PCR).




Figure 25. eTPU timing

3.13.7 eMIOS timing

Table 37. eMIOS timing¹

Spec	Characteristic	Symbol	Min	Max	Unit
1	eMIOS Input Pulse Width	t _{MIPW}	4	_	t _{CYC_PER} ²
2	eMIOS Output Pulse Width	t _{MOPW}	1 ³	_	t _{CYC_PER} ²

- 1. eMIOS timing specified at V_{DD} = 1.08 V to 1.32 V, V_{DDEH} = 3.0 V to 5.5 V, T_A = T_L to T_H , and C_L = 50 pF with SRC = 0b00.
- 2. For further information on $t_{\mbox{CYC_PER}}$, see Table 3.
- 3. This specification does not include the rise and fall times. When calculating the minimum eMIOS pulse width, include the rise and fall times defined in the slew rate control fields (SRC) of the pad configuration registers (PCR).




Figure 26. eMIOS timing

3.13.8 DSPI timing with CMOS and LVDS pads

NOTE

The DSPI in TSB mode with LVDS pads can be used to implement the Micro Second Channel (MSC) bus protocol.

DSPI channel frequency support is shown in Table 38. Timing specifications are shown in Table 39, Table 40, Table 41, Table 42, and Table 43.

Table 38. DSPI channel frequency support

	DSPI use mode	Max usable frequency (MHz) ^{1, 2}
CMOS (Master mode)	Full duplex – Classic timing (Table 39)	17
	Full duplex – Modified timing (Table 40)	30
	Output only mode (SCK/SOUT/PCS) (Table 39 and Table 40)	30
	Output only mode TSB mode (SCK/SOUT/PCS) (Table 43)	30

Table 38. DSPI channel frequency support (continued)

	Max usable frequency (MHz) ^{1, 2}	
LVDS (Master mode)	Full duplex – Modified timing (Table 41)	30
	Output only mode TSB mode (SCK/SOUT/PCS) (Table 42)	40

- 1. Maximum usable frequency can be achieved if used with fastest configuration of the highest drive pads.
- 2. Maximum usable frequency does not take into account external device propagation delay.

3.13.8.1 DSPI master mode full duplex timing with CMOS and LVDS pads

3.13.8.1.1 DSPI CMOS Master Mode — Classic Timing Table 39. DSPI CMOS master classic timing (full duplex and output only) – MTFE = 0, CPHA = 0 or 1¹

#	Cumbal	Characteristic	Condition	2	Value	,3	Unit
#	Symbol	Characteristic	Pad drive ⁴	Load (C _L)	Min	Max	
1	t _{SCK}	SCK cycle time	PCR[SRC]=11b	25 pF	33.0	_	ns
			PCR[SRC]=10b	50 pF	80.0	_	
			PCR[SRC]=01b	50 pF	200.0	_	
2	t _{CSC}	PCS to SCK delay	PCR[SRC]=11b	25 pF	$(N^5 \times t_{SYS}^{, 6}) - 16$		ns
			PCR[SRC]=10b	50 pF	$(N^5 \times t_{SYS}^{, 6}) - 16$	_	
			PCR[SRC]=01b	50 pF	$(N^5 \times t_{SYS}^{, 6}) - 18$		
			PCS: PCR[SRC]=01b	50 pF	$(N^5 \times t_{SYS}^{, 6}) - 45$	_	
			SCK: PCR[SRC]=10b				
3	t _{ASC}	After SCK delay	PCR[SRC]=11b	PCS: 0 pF	$(M^7 \times t_{SYS}, ^6) - 35$	_	ns
				SCK: 50 pF			
			PCR[SRC]=10b	PCS: 0 pF	$(M^7 \times t_{SYS}, ^6) - 35$	_	
				SCK: 50 pF			
			PCR[SRC]=01b	PCS: 0 pF	$(M^7 \times t_{SYS}, ^6) - 35$	_	
				SCK: 50 pF			
			PCS: PCR[SRC]=01b	PCS: 0 pF	$(M^7 \times t_{SYS}, ^6) - 35$	_	
			SCK: PCR[SRC]=10b	SCK: 50 pF			
4	t _{SDC}	SCK duty cycle ⁸	PCR[SRC]=11b	0 pF	1/2t _{SCK} – 2	1/2t _{SCK} + 2	ns
			PCR[SRC]=10b	0 pF	1/2t _{SCK} – 2	1/2t _{SCK} + 2	
			PCR[SRC]=01b	0 pF	1/2t _{SCK} - 5	1/2t _{SCK} + 5	
		,	PCS strob	e timing			
5	t _{PCSC}	PCSx to PCSS time ⁹	PCR[SRC]=10b	25 pF	13.0		ns
6	t _{PASC}	PCSS to PCSx time ⁹	PCR[SRC]=10b	25 pF	13.0	_	ns
			SIN setu	ıp time			

Table 39. DSPI CMOS master classic timing (full duplex and output only) – MTFE = 0, CPHA = 0 or 1¹ (continued)

#	Cumbal	Characteristic	Condition	2	Value	, 3	Unit
#	Symbol	Characteristic	Pad drive ⁴	Load (C _L)	Min	Max	
7	t _{SUI}	SIN setup time to	PCR[SRC]=11b	25 pF	29.0	_	ns
		SCK ¹⁰	PCR[SRC]=10b	50 pF	31.0	_	
			PCR[SRC]=01b	50 pF	62.0	_	
·	SIN hold time						
8		SIN hold time from	PCR[SRC]=11b	0 pF	-1.0	_	ns
		SCK ¹⁰	PCR[SRC]=10b	0 pF	-1.0	_	7
			PCR[SRC]=01b	0 pF	-1.0	_	
·			SOUT data valid tim	e (after SCK ed	dge)		•
9	t _{SUO}	SOUT data valid	PCR[SRC]=11b	25 pF	_	7.0	ns
		time from SCK ¹¹	PCR[SRC]=10b	50 pF	_	8.0	7
			PCR[SRC]=01b	50 pF	_	18.0	
			SOUT data hold tim	e (after SCK ed	ige)		
10	t _{HO}	SOUT data hold	PCR[SRC]=11b	25 pF	-9.0	_	ns
		time after SCK ¹¹	PCR[SRC]=10b	50 pF	-10.0	_	
			PCR[SRC]=01b	50 pF	-21.0	_	7

- 1. All output timing is worst case and includes the mismatching of rise and fall times of the output pads.
- 2. When a characteristic involves two signals, the pad drive and load conditions apply to each signal's pad, unless specified otherwise.
- 3. All timing values for output signals in this table are measured to 50% of the output voltage.
- 4. Pad drive is defined as the PCR[SRC] field setting in the SIU. Timing is guaranteed to same drive capabilities for all signals; mixing of pad drives may reduce operating speeds and may cause incorrect operation.
- 5. N is the number of clock cycles added to time between PCS assertion and SCK assertion and is software programmable using DSPI_CTARx[PSSCK] and DSPI_CTARx[CSSCK]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, N is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).
- t_{SYS} is the period of DSPI_CLKn clock, the input clock to the DSPI module. Maximum frequency is 100 MHz (min t_{SYS} = 10 ns).
- 7. M is the number of clock cycles added to time between SCK negation and PCS negation and is software programmable using DSPI_CTARx[PASC] and DSPI_CTARx[ASC]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, M is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).
- 8. t_{SDC} is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.
- 9. PCSx and PCSS using same pad configuration.
- 10. Input timing assumes an input slew rate of 1 ns (10% 90%) and uses TTL / Automotive voltage thresholds.
- 11. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same value.




Figure 27. DSPI CMOS master mode – classic timing, CPHA = 0




Figure 28. DSPI CMOS master mode – classic timing, CPHA = 1




Figure 29. DSPI PCS strobe (PCSS) timing (master mode)

3.13.8.1.2 DSPI CMOS Master Mode – Modified Timing Table 40. DSPI CMOS master modified timing (full duplex and output only) – MTFE = 1, CPHA = 0 or 1¹

#	Cumbal	Characteristic	Condition	2	Value	3	Unit
#	Symbol	Characteristic	Pad drive ⁴	Load (C _L)	Min	Max	Unit
1	t _{SCK}	SCK cycle time	PCR[SRC]=11b	25 pF	33.0	_	ns
			PCR[SRC]=10b	50 pF	80.0	_	
			PCR[SRC]=01b	50 pF	200.0	_	
2	t _{CSC}	PCS to SCK delay	PCR[SRC]=11b	25 pF	$(N^5 \times t_{SYS}^{, 6}) - 16$	_	ns
			PCR[SRC]=10b	50 pF	$(N^5 \times t_{SYS}, ^6) - 16$	_	
			PCR[SRC]=01b	50 pF	$(N^5 \times t_{SYS}^{, 6}) - 18$	_	
			PCS: PCR[SRC]=01b	50 pF	$(N^5 \times t_{SYS}^{, 6}) - 45$	_	
			SCK: PCR[SRC]=10b				
3	t _{ASC}	After SCK delay	PCR[SRC]=11b	PCS: 0 pF	$(M^7 \times t_{SYS}, ^6) - 35$	_	ns
				SCK: 50 pF			
			PCR[SRC]=10b	PCS: 0 pF	$(M^7 \times t_{SYS}, ^6) - 35$	_	
				SCK: 50 pF			
			PCR[SRC]=01b	PCS: 0 pF	$(M^7 \times t_{SYS}, ^6) - 35$	_	
				SCK: 50 pF			
			PCS: PCR[SRC]=01b	PCS: 0 pF	$(M^7 \times t_{SYS}, ^6) - 35$	_	
			SCK: PCR[SRC]=10b	SCK: 50 pF			
4	t _{SDC}	SCK duty cycle ⁸	PCR[SRC]=11b	0 pF	1/2t _{SCK} – 2	1/2t _{SCK} + 2	ns
			PCR[SRC]=10b	0 pF	1/2t _{SCK} – 2	1/2t _{SCK} + 2	
			PCR[SRC]=01b	0 pF	1/2t _{SCK} – 5	1/2t _{SCK} + 5	
		-	PCS strob	e timing			'
5	t _{PCSC}	PCSx to PCSS time ⁹	PCR[SRC]=10b	25 pF	13.0	_	ns
6	t _{PASC}	PCSS to PCSx time ⁹	PCR[SRC]=10b	25 pF	13.0	_	ns
			SIN setu	p time			

Table 40. DSPI CMOS master modified timing (full duplex and output only) – MTFE = 1, CPHA = 0 or 1^{1} (continued)

#	Cumbal	Characteristic	Condition	2	Value	,3	Unit
#	Symbol	Characteristic	Pad drive ⁴	Load (C _L)	Min	Max	Oniii
7	t _{SUI}	SIN setup time to	PCR[SRC]=11b	25 pF	$29 - (P^{11} \times t_{SYS}, ^{6})$	_	ns
		SCK	PCR[SRC]=10b	50 pF	$31 - (P^{11} \times t_{SYS}, ^{6})$	_	
		CPHA = 0^{10}	PCR[SRC]=01b	50 pF	$62 - (P^{11} \times t_{SYS}, 6)$	_	
		SIN setup time to	PCR[SRC]=11b	25 pF	29.0	_	ns
		SCK	PCR[SRC]=10b	50 pF	31.0	_	
		CPHA = 1 ¹⁰	PCR[SRC]=01b	50 pF	62.0	_	
			SIN ho	ld time			'
8	t _{HI} 12	SIN hold time from	PCR[SRC]=11b	0 pF	$-1 + (P^{11} \times t_{SYS}, 6)$	_	ns
		SCK	PCR[SRC]=10b	0 pF	$-1 + (P^{11} \times t_{SYS}, 6)$	_	
		CPHA = 0 ¹⁰	PCR[SRC]=01b	0 pF	$-1 + (P^{11} \times t_{SYS}, ^{6})$	_	
		SIN hold time from	PCR[SRC]=11b	0 pF	-1.0	_	ns
		SCK	PCR[SRC]=10b	0 pF	-1.0	_	
		CPHA = 1 ¹⁰	PCR[SRC]=01b	0 pF	-1.0	_	
			SOUT data valid tin	ne (after SCK e	dge)		•
9	t _{SUO}	SOUT data valid	PCR[SRC]=11b	25 pF	_	7.0 + t _{SYS} ⁶	ns
		time from SCK	PCR[SRC]=10b	50 pF	_	8.0 + t _{SYS} ⁶	
		CPHA = 0 ¹³	PCR[SRC]=01b	50 pF	_	18.0 + t _{SYS} ⁶	
		SOUT data valid	PCR[SRC]=11b	25 pF	_	7.0	ns
		time from SCK	PCR[SRC]=10b	50 pF	_	8.0	
		CPHA = 1 ¹³	PCR[SRC]=01b	50 pF	_	18.0	
•			SOUT data hold tim	e (after SCK ed	dge)		•
10	t _{HO}	SOUT data hold	PCR[SRC]=11b	25 pF	-9.0 + t _{SYS} ⁶	_	ns
		time after SCK	PCR[SRC]=10b	50 pF	$-10.0 + t_{SYS}^{6}$	_	
		CPHA = 0 ¹³	PCR[SRC]=01b	50 pF	-21.0 + t _{SYS} ⁶	_	
		SOUT data hold	PCR[SRC]=11b	25 pF	-9.0	_	ns
		time after SCK	PCR[SRC]=10b	50 pF	-10.0	_	
		CPHA = 1 ¹³	PCR[SRC]=01b	50 pF	-21.0	_	

- 1. All output timing is worst case and includes the mismatching of rise and fall times of the output pads.
- 2. When a characteristic involves two signals, the pad drive and load conditions apply to each signal's pad, unless specified otherwise.
- 3. All timing values for output signals in this table are measured to 50% of the output voltage.
- 4. Pad drive is defined as the PCR[SRC] field setting in the SIU. Timing is guaranteed to same drive capabilities for all signals; mixing of pad drives may reduce operating speeds and may cause incorrect operation.
- 5. N is the number of clock cycles added to time between PCS assertion and SCK assertion and is software programmable using DSPI_CTARx[PSSCK] and DSPI_CTARx[CSSCK]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, N is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).
- 6. t_{SYS} is the period of DSPI_CLKn clock, the input clock to the DSPI module. Maximum frequency is 100 MHz (min t_{SYS} = 10 ns).
- 7. M is the number of clock cycles added to time between SCK negation and PCS negation and is software programmable using DSPI_CTARx[PASC] and DSPI_CTARx[ASC]. The minimum value is 2 cycles unless TSB mode or Continuous SCK

- clock mode is selected, in which case, M is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).
- 8. t_{SDC} is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.
- 9. PCSx and PCSS using same pad configuration.
- 10. Input timing assumes an input slew rate of 1 ns (10% 90%) and uses TTL / Automotive voltage thresholds.
- 11. P is the number of clock cycles added to delay the DSPI input sample point and is software programmable using DSPI_MCR[SMPL_PT]. The value must be 0, 1 or 2. If the baud rate divide ratio is /2 or /3, this value is automatically set to 1
- 12. The 0 pF load condition given in the DSPI AC timing applies to theoretical worst-case hold timing. This guarantees worst-case operation, and additional margin can be achieved in the applications by applying a realistic load.
- 13. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same value.




Figure 30. DSPI CMOS master mode – modified timing, CPHA = 0




Figure 31. DSPI CMOS master mode – modified timing, CPHA = 1




Figure 32. DSPI PCS strobe (PCSS) timing (master mode)

3.13.8.1.3 DSPI LVDS Master Mode – Modified Timing Table 41. DSPI LVDS master timing – full duplex – modified transfer format (MTFE = 1), CPHA = 0 or 1

#	Cymbal	Characteristic	Condition ¹		Value ²		
#	Symbol	Characteristic	Pad drive ³	Load (C _L)	Min	Max	Unit
1	t _{SCK}	SCK cycle time	LVDS	15 pF to 25 pF differential	33.3	_	ns
2	t _{CSC}	PCS to SCK delay	PCS: PCR[SRC]=11b	25 pF	$(N^4 \times t_{SYS}^{, 5}) - 10$	_	ns
		(LVDS SCK)	PCS: PCR[SRC]=10b	50 pF	$(N^4 \times t_{SYS}^{, 5}) - 10$	_	ns
			PCS: PCR[SRC]=01b	50 pF	$(N^4 \times t_{SYS}^{, 5}) - 32$	_	ns

Table 41. DSPI LVDS master timing – full duplex – modified transfer format (MTFE = 1), CPHA = 0 or 1 (continued)

ارا	Commelerat	Ohoro staniati	Condition	Condition ¹		,2	Unit
#	Symbol	Characteristic	Pad drive ³	Load (C _L)	Min	Max	Unit
3	t _{ASC}	After SCK delay	PCS: PCR[SRC]=11b	PCS: 0 pF	$(M^6 \times t_{SYS}^{, 5}) - 8$	_	ns
		(LVDS SCK)		SCK: 25 pF			
			PCS: PCR[SRC]=10b	PCS: 0 pF	$(M^6 \times t_{SYS}^{, 5}) - 8$	_	ns
				SCK: 25 pF			
			PCS: PCR[SRC]=01b	PCS: 0 pF	$(M^6 \times t_{SYS}^{, 5}) - 8$	_	ns
				SCK: 25 pF			
4	t _{SDC}	SCK duty cycle ⁷	LVDS	15 pF to 25 pF differential	1/2t _{SCK} - 2	1/2t _{SCK} +2	ns
7	t _{SUI}			SIN setup time			'
		SIN setup time to SCK	LVDS	15 pF to 25 pF differential	$23 - (P^9 \times t_{SYS}, ^5)$	_	ns
		CPHA = 0 ⁸					
		SIN setup time to SCK	LVDS	15 pF to 25 pF differential	23	_	ns
		CPHA = 1 ⁸					
8	t _{HI}		1	SIN hold time			!
		SIN hold time from SCK	LVDS	0 pF differential	$-1 + (P^9 \times t_{SYS}^{, 5})$	_	ns
		CPHA = 0 ⁸					
		SIN hold time from SCK	LVDS	0 pF differential	-1	_	ns
		CPHA = 1 ⁸					
9	t _{SUO}		SOUT data	a valid time (after	SCK edge)		
		SOUT data valid time from SCK	LVDS	15 pF to 25 pF differential	_	$7.0 + t_{SYS}^{5}$	ns
		CPHA = 0 ¹⁰					
		SOUT data valid time from SCK	LVDS	15 pF to 25 pF differential	_	7.0	ns
		CPHA = 1 ¹⁰					
10	t _{HO}		SOUT dat	a hold time (after	SCK edge)		'
		SOUT data hold time after SCK	LVDS	15 pF to 25 pF differential	-7.5 + t _{SYS} ⁵	_	ns
		CPHA = 0 ¹⁰					
		SOUT data hold time after SCK	LVDS	15 pF to 25 pF differential	-7.5	_	ns
		CPHA = 1 ¹⁰					

^{1.} When a characteristic involves two signals, the pad drive and load conditions apply to each signal's pad, unless specified otherwise.

^{2.} All timing values for output signals in this table are measured to 50% of the output voltage.

^{3.} Pad drive is defined as the PCR[SRC] field setting in the SIU. Timing is guaranteed to same drive capabilities for all signals; mixing of pad drives may reduce operating speeds and may cause incorrect operation.

- 4. N is the number of clock cycles added to time between PCS assertion and SCK assertion and is software programmable using DSPI_CTARx[PSSCK] and DSPI_CTARx[CSSCK]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, N is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).
- 5. t_{SYS} is the period of DSPI_CLKn clock, the input clock to the DSPI module. Maximum frequency is 100 MHz (min tSYS = 10 ns).
- 6. M is the number of clock cycles added to time between SCK negation and PCS negation and is software programmable using DSPI_CTARx[PASC] and DSPI_CTARx[ASC]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, M is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).
- 7. t_{SDC} is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.
- 8. Input timing assumes an input slew rate of 1 ns (10% 90%) and LVDS differential voltage = ± 100 mV.
- 9. P is the number of clock cycles added to delay the DSPI input sample point and is software programmable using DSPI_MCR[SMPL_PT]. The value must be 0, 1 or 2. If the baud rate divide ratio is /2 or /3, this value is automatically set to 1.
- 10. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same value.




Figure 33. DSPI LVDS master mode – modified timing, CPHA = 0




Figure 34. DSPI LVDS master mode – modified timing, CPHA = 1

3.13.8.1.4 DSPI Master Mode – Output Only Table 42. DSPI LVDS master timing — output only — timed serial bus mode TSB = 1 or ITSB = 1, CPOL = 0 or 1, continuous SCK clock^{1, 2}

#	Cumbal	Characteristic	Condit	ion ³	Va	lue ⁴	Unit
#	Symbol	Characteristic	Pad drive ⁵	Load (C _L)	Min	Max	ן יייין
1	t _{SCK}	SCK cycle time	LVDS	15 pF to 50 pF differential	25	_	ns
2	t _{CSV}	PCS valid after SCK ⁶	PCR[SRC]=11b	25 pF	_	8	ns
		(SCK with 50 pF differential load cap.)	PCR[SRC]=10b	50 pF	_	12	ns
3	t _{CSH}	PCS hold after SCK ⁶	PCR[SRC]=11b	0 pF	-4.0	_	ns
		(SCK with 50 pF differential load cap.)	PCR[SRC]=10b	0 pF	-4.0	_	ns
4	t _{SDC}	SCK duty cycle (SCK with 50 pF differential load cap.)	LVDS	15 pF to 50 pF differential	1/2t _{SCK} – 2	1/2t _{SCK} + 2	ns
			SOUT data valid time	(after SCK edge)			
5	t _{SUO}	SOUT data valid time from SCK ⁷	LVDS	15 pF to 50 pF differential	_	6	ns
	SOUT data hold time (after SCK edge)						
6	t _{HO}	SOUT data hold time after SCK ⁷	LVDS	15 pF to 50 pF differential	-7.0	_	ns

^{1.} All DSPI timing specifications apply to pins when using LVDS pads for SCK and SOUT and CMOS pad for PCS with pad driver strength as defined. Timing may degrade for weaker output drivers.

^{2.} TSB = 1 or ITSB = 1 automatically selects MTFE = 1 and CPHA = 1.

^{3.} When a characteristic involves two signals, the pad drive and load conditions apply to each signal's pad, unless specified otherwise.

- 4. All timing values for output signals in this table are measured to 50% of the output voltage.
- 5. Pad drive is defined as the PCR[SRC] field setting in the SIU. Timing is guaranteed to same drive capabilities for all signals; mixing of pad drives may reduce operating speeds and may cause incorrect operation.
- 6. With TSB mode or Continuous SCK clock mode selected, PCS and SCK are driven by the same edge of DSPI_CLKn. This timing value is due to pad delays and signal propagation delays.
- 7. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same value.

Table 43. DSPI CMOS master timing – output only – timed serial bus mode TSB = 1 or ITSB = 1, CPOL = 0 or 1, continuous SCK clock $^{1, 2}$

	Cumbal	Characteristic	Condition	3	Va	lue ⁴	11
#	Symbol	Characteristic	Pad drive ⁵	Load (C _L)	Min	Max	Unit
1	t _{SCK}	SCK cycle time	PCR[SRC]=11b	25 pF	33.0	_	ns
			PCR[SRC]=10b	50 pF	80.0	_	ns
			PCR[SRC]=01b	50 pF	200.0	_	ns
2	t _{CSV}	PCS valid after SCK ⁶	PCR[SRC]=11b	25 pF	7	_	ns
			PCR[SRC]=10b	50 pF	8	_	ns
			PCR[SRC]=01b	50 pF	18	_	ns
			PCS: PCR[SRC]=01b	50 pF	45	_	ns
			SCK: PCR[SRC]=10b				
3	t _{CSH}	PCS hold after SCK ⁶	PCR[SRC]=11b	PCS: 0 pF	-14	_	ns
				SCK: 50 pF			
			PCR[SRC]=10b	PCS: 0 pF	-14	_	ns
				SCK: 50 pF			
			PCR[SRC]=01b	PCS: 0 pF	-33	_	ns
				SCK: 50 pF			
			PCS: PCR[SRC]=01b	PCS: 0 pF	-35	_	ns
			SCK: PCR[SRC]=10b	SCK: 50 pF			
4	t _{SDC}	SCK duty cycle ⁷	PCR[SRC]=11b	0 pF	1/2t _{SCK} – 2	1/2t _{SCK} + 2	ns
			PCR[SRC]=10b	0 pF	1/2t _{SCK} – 2	1/2t _{SCK} + 2	ns
			PCR[SRC]=01b	0 pF	1/2t _{SCK} - 5	1/2t _{SCK} + 5	ns
			SOUT data valid time (af	ter SCK edge)			
9	t _{SUO}	SOUT data valid time	PCR[SRC]=11b	25 pF	_	7.0	ns
		from SCK	PCR[SRC]=10b	50 pF	_	8.0	ns
		CPHA = 1 ⁸	PCR[SRC]=01b	50 pF	_	18.0	ns
			SOUT data hold time (aft	ter SCK edge)			
10	t _{HO}	SOUT data hold time	PCR[SRC]=11b	25 pF	-9.0	_	ns
		after SCK	PCR[SRC]=10b	50 pF	-10.0	_	ns
		CPHA = 1 ⁸	PCR[SRC]=01b	50 pF	-21.0	_	ns

- 1. TSB = 1 or ITSB = 1 automatically selects MTFE = 1 and CPHA = 1.
- 2. All output timing is worst case and includes the mismatching of rise and fall times of the output pads.
- 3. When a characteristic involves two signals, the pad drive and load conditions apply to each signal's pad, unless specified otherwise.
- 4. All timing values for output signals in this table are measured to 50% of the output voltage.

- 5. Pad drive is defined as the PCR[SRC] field setting in the SIU. Timing is guaranteed to same drive capabilities for all signals; mixing of pad drives may reduce operating speeds and may cause incorrect operation.
- 6. With TSB mode or Continuous SCK clock mode selected, PCS and SCK are driven by the same edge of DSPI_CLKn. This timing value is due to pad delays and signal propagation delays.
- 7. t_{SDC} is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.
- 8. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same value.




Figure 35. DSPI LVDS and CMOS master timing – output only – modified transfer format MTFE = 1, CHPA = 1

3.13.9 FEC timing

3.13.9.1 MII receive signal timing (RXD[3:0], RX_DV, and RX_CLK)

The receiver functions correctly up to a RX_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the RX_CLK frequency.

Table 44.	MII	receive	signal	timing ¹
-----------	-----	---------	--------	---------------------

Symbol	Characteristic	Va	lue	Unit
Symbol	Citatacteristic	Min	Max	Oilit
M1	RXD[3:0], RX_DV to RX_CLK setup	5	_	ns
M2	RX_CLK to RXD[3:0], RX_DV hold	5	_	ns
M3	RX_CLK pulse width high	35%	65%	RX_CLK period
M4	RX_CLK pulse width low	35%	65%	RX_CLK period

1. All timing specifications valid to the pad input levels defined in I/O pad current specifications.




Figure 36. MII receive signal timing diagram

3.13.9.2 MII transmit signal timing (TXD[3:0], TX_EN, and TX_CLK)

The transmitter functions correctly up to a TX_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the TX_CLK frequency.

The transmit outputs (TXD[3:0], TX_EN) can be programmed to transition from either the rising or falling edge of TX_CLK, and the timing is the same in either case. This options allows the use of noncompliant MII PHYs.

Refer to the *MPC5775E Microcontroller Reference Manual's* Fast Ethernet Controller (FEC) chapter for details of this option and how to enable it.

Table 45.	MII transmit signal timing ¹
Tubic To.	wiii transiint signar tiining

Symbol	Characteristic	Val	ue ²	Unit	
Symbol	Characteristic	Min	Max	Oilit	
M5	TX_CLK to TXD[3:0], TX_EN invalid	4.5	_	ns	
M6	TX_CLK to TXD[3:0], TX_EN valid	_	25	ns	
M7	TX_CLK pulse width high	35%	65%	TX_CLK period	
M8	TX_CLK pulse width low	35%	65%	TX_CLK period	

- 1. All timing specifications valid to the pad input levels defined in I/O pad specifications.
- 2. Output parameters are valid for $C_L = 25$ pF, where C_L is the external load to the device. The internal package capacitance is accounted for, and does not need to be subtracted from the 25 pF value.




Figure 37. MII transmit signal timing diagram

3.13.9.3 MII async inputs signal timing (CRS)

Table 46. MII async inputs signal timing

Symbol Characteristic		Value		Unit	
Symbol	Citaracteristic	Min	Max	Oilit	
M9	CRS minimum pulse width	1.5	_	TX_CLK period	



Figure 38. MII async inputs timing diagram

3.13.9.4 MII and RMII serial management channel timing (MDIO and MDC)

The FEC functions correctly with a maximum MDC frequency of 2.5 MHz.

Table 47. MII serial management channel timing¹

Symbol	Characteristic	Value ²		Unit
Symbol	Cital acteristic		Max	Offic
M10	MDC falling edge to MDIO output invalid (minimum propagation delay)	0		ns
M11	MDC falling edge to MDIO output valid (max prop delay)		25	ns
M12	MDIO (input) to MDC rising edge setup	10	_	ns
M13	MDIO (input) to MDC rising edge hold	0	_	ns
M14	MDC pulse width high	40%	60%	MDC period
M15	MDC pulse width low	40%	60%	MDC period

^{1.} All timing specifications valid to the pad input levels defined in I/O pad specifications.

^{2.} Output parameters are valid for $C_L = 25$ pF, where C_L is the external load to the device. The internal package capacitance is accounted for, and does not need to be subtracted from the 25 pF value




Figure 39. MII serial management channel timing diagram

3.13.9.5 RMII receive signal timing (RXD[1:0], CRS_DV)

The receiver functions correctly up to a REF_CLK maximum frequency of 50 MHz +1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the RX_CLK frequency, which is half that of the REF_CLK frequency.

Table 48. RMII receive signal timing¹

Symbol	Characteristic	Value		Unit	
Symbol		Min	Max	Offic	
R1	RXD[1:0], CRS_DV to REF_CLK setup	4	_	ns	
R2	REF_CLK to RXD[1:0], CRS_DV hold	2	_	ns	
R3	REF_CLK pulse width high	35%	65%	REF_CLK period	
R4	REF_CLK pulse width low	35%	65%	REF_CLK period	

1. All timing specifications valid to the pad input levels defined in I/O pad specifications.




Figure 40. RMII receive signal timing diagram

3.13.9.6 RMII transmit signal timing (TXD[1:0], TX_EN)

The transmitter functions correctly up to a REF_CLK maximum frequency of 50 MHz + 1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the TX_CLK frequency, which is half that of the REF_CLK frequency.

The transmit outputs (TXD[1:0], TX_EN) can be programmed to transition from either the rising or falling edge of REF_CLK, and the timing is the same in either case. This options allows the use of non-compliant RMII PHYs.

Table 49.	RMII	transmit	lannia	timina ¹
iabie 43.	ITIVIII	uansiiii	Signal	unning

Symbol	Characteristic	Value ²		Unit	
Symbol		Min	Max	Offic	
R5	REF_CLK to TXD[1:0], TX_EN invalid	2	_	ns	
R6	REF_CLK to TXD[1:0], TX_EN valid	_	16	ns	
R7	REF_CLK pulse width high	35%	65%	REF_CLK period	
R8	REF_CLK pulse width low	35%	65%	REF_CLK period	

- 1. All timing specifications valid to the pad input levels defined in I/O pad specifications.
- 2. Output parameters are valid for $C_L = 25 \text{ pF}$, where C_L is the external load to the device. The internal package capacitance is accounted for, and does not need to be subtracted from the 25 pF value.




Figure 41. RMII transmit signal timing diagram

4 Package information

To find the package drawing for each package, go to http://www.nxp.com and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number		
416-ball MAPBGA	98ASA00562D		

4.1 Thermal characteristics

Table 50. Thermal characteristics, 416-ball MAPBGA package

Characteristic	Symbol	Value	Unit
Junction to Ambient 1, 2 Natural Convection (Single layer board)	$R_{\Theta JA}$	28.8	°C/W
Junction to Ambient ^{1, 3} Natural Convection (Four layer board 2s2p)	R _{⊝JA}	19.6	°C/W
Junction to Ambient (@200 ft./min., Single layer board)	R _{⊝JMA}	21.3	°C/W
Junction to Ambient (@200 ft./min., Four layer board 2s2p)	R _{⊝JMA}	15.1	°C/W
Junction to Board ⁴	R _{⊝JB}	9.5	°C/W
Junction to Case ⁵	R _{⊝JC}	4.8	°C/W
Junction to Package Top ⁶ Natural Convection	Ψ _{JT}	0.2	°C/W

- Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per JEDEC JESD51-2 with the single layer board horizontal. Board meets JESD51-9 specification.
- 3. Per JEDEC JESD51-6 with the board horizontal.
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature.

Package information

Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

4.1.1 General notes for thermal characteristics

An estimation of the chip junction temperature, T_J , can be obtained from the equation:

$$T_J = T_A + (R_{\theta IA} * P_D)$$

where:

 T_A = ambient temperature for the package (°C)

 $R_{\Theta JA}$ = junction-to-ambient thermal resistance (°C/W)

 P_D = power dissipation in the package (W)

The thermal resistance values used are based on the JEDEC JESD51 series of standards to provide consistent values for estimations and comparisons. The difference between the values determined for the single-layer (1s) board compared to a four-layer board that has two signal layers, a power and a ground plane (2s2p), demonstrate that the effective thermal resistance is not a constant. The thermal resistance depends on the:

- Construction of the application board (number of planes)
- Effective size of the board which cools the component
- Quality of the thermal and electrical connections to the planes
- Power dissipated by adjacent components

Connect all the ground and power balls to the respective planes with one via per ball. Using fewer vias to connect the package to the planes reduces the thermal performance. Thinner planes also reduce the thermal performance. When the clearance between the vias leave the planes virtually disconnected, the thermal performance is also greatly reduced.

As a general rule, the value obtained on a single-layer board is within the normal range for the tightly packed printed circuit board. The value obtained on a board with the internal planes is usually within the normal range if the application board has:

- One oz. (35 micron nominal thickness) internal planes
- Components are well separated
- Overall power dissipation on the board is less than 0.02 W/cm²

The thermal performance of any component depends on the power dissipation of the surrounding components. In addition, the ambient temperature varies widely within the application. For many natural convection and especially closed box applications, the board temperature at the perimeter (edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device.

At a known board temperature, the junction temperature is estimated using the following equation:

$$T_J = T_B + (R_{\theta JB} * P_D)$$

where:

 T_B = board temperature for the package perimeter (°C)

 $R_{\Theta IB}$ = junction-to-board thermal resistance (°C/W) per JESD51-8

 P_D = power dissipation in the package (W)

When the heat loss from the package case to the air does not factor into the calculation, the junction temperature is predictable if the application board is similar to the thermal test condition, with the component soldered to a board with internal planes.

The thermal resistance is expressed as the sum of a junction-to-case thermal resistance plus a case-to-ambient thermal resistance:

$$R_{\theta \text{JA}} = R_{\theta \text{JC}} + R_{\theta \text{CA}}$$

where:

 $R_{\Theta JA}$ = junction-to-ambient thermal resistance (°C/W)

 $R_{\Theta JC}$ = junction-to-case thermal resistance (°C/W)

 $R_{\Theta CA}$ = case to ambient thermal resistance (°C/W)

 $R_{\Theta JC}$ is device related and is not affected by other factors. The thermal environment can be controlled to change the case-to-ambient thermal resistance, $R_{\Theta CA}$. For example, change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device. This description is most useful for packages with heat sinks where 90% of the heat flow is through the case to heat sink to ambient. For most packages, a better model is required.

Package information

A more accurate two-resistor thermal model can be constructed from the junction-to-board thermal resistance and the junction-to-case thermal resistance. The junction-to-case thermal resistance describes when using a heat sink or where a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed circuit board. This model can be used to generate simple estimations and for computational fluid dynamics (CFD) thermal models. More accurate compact Flotherm models can be generated upon request.

To determine the junction temperature of the device in the application on a prototype board, use the thermal characterization parameter (Ψ_{JT}) to determine the junction temperature by measuring the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{IT} x P_D)$$

where:

 T_T = thermocouple temperature on top of the package (°C)

 Ψ_{JT} = thermal characterization parameter (°C/W)

 P_D = power dissipation in the package (W)

The thermal characterization parameter is measured in compliance with the JESD51-2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. Position the thermocouple so that the thermocouple junction rests on the package. Place a small amount of epoxy on the thermocouple junction and approximately 1 mm of wire extending from the junction. Place the thermocouple wire flat against the package case to avoid measurement errors caused by the cooling effects of the thermocouple wire.

When board temperature is perfectly defined below the device, it is possible to use the thermal characterization parameter (Ψ_{JPB}) to determine the junction temperature by measuring the temperature at the bottom center of the package case (exposed pad) using the following equation:

$$T_J = T_B + (\Psi_{\text{JPB}} x P_D)$$

where:


 T_T = thermocouple temperature on bottom of the package (°C)

 Ψ_{IT} = thermal characterization parameter (°C/W)

 P_D = power dissipation in the package (W)

5 Ordering information

Figure 42 and Table 51 describe orderable part numbers for the MPC5775B and MPC5775E.



Device NumberTemperature rangePackage identifierTape and reel statusMPC5775B or MPC5775E $M = -40 \, ^{\circ}$ C to 125 $^{\circ}$ C $ME = 416 \, MAPBGA \, Pb$ -Free (blank) = Trays

Qualification statusS = Fully spec. qualified, automotive flow

Operating frequency 3 = 264 MHz 2= 220 MHz Optional features field

D = ISO-compliant CAN FD available, trimmed for SMPS or external regulator, and include SHE compliant security firmware S = ISO-compliant CAN FD available, trimmed for SMPS or external regulator, and include RSA enhanced security firmware

Figure 42. MPC5775B and MPC5775E Orderable part number description

Table 51. Example orderable part numbers

Part number	Package description	Speed (MHz)	Operating temperature ¹		
r ait iidilibei	rackage description	Speed (Willz)	Min (T _L)	Max (T _H)	
SPC5775BDK3MME2	SPC5775B 416 package	220	−40 °C	125 °C	
	Lead-free (Pb-free)				
SPC5775EDK3MME3	SPC5775E 416 package	264	−40 °C	125 °C	
	Lead-free (Pb-free)				

^{1.} The lowest ambient operating temperature is referenced by T_L ; the highest ambient operating temperature is referenced by T_H .

6 Document revision history

The following table summarizes revisions to this document since the previous release.

Table 52. Revision history

	Revision	Date	Description of changes
I	1	05/2018	Initial release

Document revision history

Table 52. Revision history (continued)

Revision	Date	Description of changes
2	02/2020	In Figure 42 added optional feature field S.
		In Table 16, updated the footnote from "TUE does not apply to differential conversions" to "TUE, Gain, and Offset specifications do not apply to differential conversions".
		In Table 4 added Max value 120 µA for 40°C and 360 µA for 85°C for I _{STBY} .
		 In Table 17: Changed the condition of δ_{GROUP} from "Within pass band – Tclk is f_{ADCD_M}/2" to "Within pass band – Tclk is 2/f_{ADCD_M}". In the footnote of t_{LATENCY} changed the Register Latency formula from "where f_{ADCD_S} is the after-decimation ADC output data rate, f_{ADCD_M} is the modulator sampling rate and f_{FM_PER_CLK} is the frequency of the peripheral bridge clock feeds to the ADC S/D module. REGISTER LATENCY = t_{LATENCY} + 0.5/f_{ADCD_S} + 2 (~+1)/f_{ADCD_M} + 2(~+1)f_{FM_PER_CLK}" to "where f_{ADCD_S} is the after-decimation ADC output data rate, f_{ADCD_M}/2 is the modulator sampling rate and f_{FM_PER_CLK} is the frequency of the peripheral bridge clock feeds to the ADC S/D module. REGISTER LATENCY = t_{LATENCY} + 0.5/f_{ADCD_S} + 2 (~+1)/f_{ADCD_M} + 2(~+1)/f_{FM_PER_CLK}".

How to Reach Us:

Home Page: www.nxp.com

Web Support:

www.nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2013-2020 NXP B.V.



Document Number: MPC5775E

Rev. 2, 03/2020



单击下面可查看定价,库存,交付和生命周期等信息

>>NXP Semiconductors(恩智浦)