# Common Mode Filter with ESD Protection

#### **Functional Description**

The EMI4193 is an integrated common mode filter providing both ESD protection and EMI filtering for high speed digital serial interfaces such as HDMI or MIPI D-PHY.

The EMI4193 provides protection for two differential data line pairs in a small RoHS–compliant WDFN16 package.

#### **Features**

- Highly Integrated Common Mode Filter (CMF) with ESD Protection provides protection and EMI reduction for systems using High Speed Serial Data Lines with cost and space savings over discrete solutions
- Large Differential Mode Bandwidth with Cutoff Frequency > 2 GHz
- High Common Mode Stop Band Attenuation
- Provides ESD Protection to IEC61000–4–2 Level 4, ±15 kV Contact Discharge
- Low Channel Input Capacitance Provides Superior Impedance Matching Performance
- Low Profile Package with Small Footprint in WDFN16 2 x 4 mm Pb–Free Package
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

#### **Applications**

• MIPI D-PHY (CSI-2, DSI, etc) in Mobile Phones and Digital Still Cameras




Figure 1. EMI4193 Electrical Schematic



#### ON Semiconductor®

www.onsemi.com



#### MARKING DIAGRAM



WDFN16 CASE 511BL

6T = Specific Device Code

M = Date Code

= Pb–Free Package

(Note: Microdot may be in either location)

#### **PIN CONNECTIONS**

ln_1+	1	16	Out_1+
ln_1-	2	15	Out_1-
GND	3	14	GND
ln_2+	4	13	Out_2+
ln_2-	5	12	Out_2-
GND	6	11	GND
In_3+	7	10	Out_3+
ln_3-	8	9	Out_3-

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
EMI4193MTTAG	WDFN16 (Pb-Free)	3000/Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### **PIN FUNCTION DESCRIPTION**

Pin Name	Pin No.	Туре	Description
ln_1+	1	I/O	CMF Channel 1+ to Connector (External)
ln_1-	2	I/O	CMF Channel 1– to Connector (External)
Out_1+	16	I/O	CMF Channel 1+ to ASIC (Internal)
Out_1-	15	I/O	CMF Channel 1– to ASIC (Internal)
ln_2+	4	I/O	CMF Channel 2+ to Connector (External)
ln_2-	5	I/O	CMF Channel 2– to Connector (External)
Out_2+	13	I/O	CMF Channel 2+ to ASIC (Internal)
Out_2-	12	I/O	CMF Channel 2- to ASIC (Internal)
In_3+	7	I/O	CMF Channel 3+ to Connector (External)
In_3-	8	I/O	CMF Channel 3– to Connector (External)
Out_3+	10	I/O	CMF Channel 3+ to ASIC (Internal)
Out_3-	9	I/O	CMF Channel 3- to ASIC (Internal)
GND	3, 14	GND	Ground
GND	6, 11	GND	Ground

# **ABSOLUTE MAXIMUM RATINGS** ( $T_A = 25$ °C unless otherwise noted)

Parameter	Symbol	Value	Unit
Operating Temperature Range	T <sub>OP</sub>	-40 to +85	°C
Storage Temperature Range	T <sub>STG</sub>	-65 to +150	°C
ESD Discharge IEC61000-4-2 Contact Discharge	V <sub>PP</sub>	±15	kV
Maximum Lead Temperature for Soldering Purposes (1/8" from Case for 10 seconds)	TL	260	°C
DC Current per Line	I <sub>LINE</sub>	100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

### **ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
I <sub>LEAK</sub>	Channel Leakage Current	$T_A = 25^{\circ}C, V_{IN} = 5 \text{ V}, GND = 0 \text{ V}$			1.0	μΑ
V <sub>F</sub>	Channel Negative Voltage	$T_A = 25^{\circ}C$ , $I_F = 10 \text{ mA}$	0.1		1.5	V
C <sub>IN</sub>	Channel Input Capacitance to Ground (Pins 1,2,4,5,7,8 to Pins 3,6,11,14)	$T_A = 25$ °C, At 1 MHz, GND = 0 V, $V_{IN} = 1.65$ V		0.8	1.3	pF
R <sub>CH</sub>	Channel Resistance (Pins 1–16, 2–15, 4–13, 5–12, 7–10 & 8–9)			3.5	5.0	Ω
f <sub>3dB</sub>	Differential Mode Cut-off Frequency	50 Ω Source and Load Termination	4.0			GHz
F <sub>atten</sub>	Common Mode Stop Band Attenuation	@ 900 MHz		16		dB
Z <sub>C</sub>	Common Mode Impedance	@ 100 MHz		32		Ω
V <sub>ESD</sub>	In-system ESD Withstand Voltage a) Contact discharge per IEC 61000-4-2 standard, Level 4 (External Pins) b) Contact discharge per IEC 61000-4-2 standard, Level 1 (Internal Pins)	(Notes 1 and 2)	±15 ±2			kV
$V_{CL}$	TLP Clamping Voltage (See Figure 9)	Forward $I_{PP}$ = 8 A Forward $I_{PP}$ = 16 A Forward $I_{PP}$ = -8 A Forward $I_{PP}$ = -16 A		12 18 –6 –12		V V V
R <sub>DYN</sub>	Dynamic Resistance Positive Transients Negative Transients	$T_A = 25^{\circ}\text{C}$ , $I_{PP} = 1$ A, $t_P = 8/20~\mu\text{S}$ Any I/O pin to Ground; Notes 1 and 3		1.36 0.6		
$V_{RWM}$	Reverse Working Voltage	(Note 3)			5.0	V
$V_{BR}$	Breakdown Voltage	I <sub>T</sub> = 1 mA; (Note 4)	5.6		9.0	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. Standard IEC61000–4–2 with C<sub>Discharge</sub> = 150 pF, R<sub>Discharge</sub> = 330, GND grounded.

2. These measurements performed with no external capacitor.

3. TVS devices are normally selected according to the working peak reverse voltage (V<sub>RWM</sub>), which should be equal to or greater than the DC

- or continuous peak operating voltage level.
- 4.  $V_{BR}$  is measured at pulse test current  $I_{T}$ .

#### **TYPICAL CHARACTERISTICS**




Figure 2. Differential Mode Attenuation vs. Frequency

Figure 3. Common Mode Attenuation vs. Frequency




Figure 4. MIPI D-PHY LP Mode Test Setup



Figure 5. EMI4193 MIPI D-PHY LP Mode Measured Results




Figure 6. EMI4193 Eye Diagram Test Setup




Figure 7. EMI4193 Measured Eye Diagram

#### **Transmission Line Pulse (TLP) Measurements**

Transmission Line Pulse (TLP) provides current versus voltage (I–V) curves in which each data point is obtained from a 100 ns long rectangular pulse from a charged transmission line. A simplified schematic of a typical TLP system is shown in Figure 8. TLP I–V curves of ESD protection devices accurately demonstrate the product's ESD capability because the 10 s of amps current levels and under 100 ns time scale match those of an ESD event. This is illustrated in Figure 9 where an 8 kV IEC61000–4–2 current waveform is compared with TLP current pulses at 8 and 16 A. A TLP curve shows the voltage at which the device turns on as well as how well the device clamps voltage over a range of current levels. Typical TLP I–V curves for the EMI4193 are shown in Figure 10.




Figure 8. Simplified Schematic of a Typical TLP System





Figure 9. Comparison Between 8 kV IEC61000-4-2 and 8 A and 16 A TLP Waveforms







Figure 10. Positive and Negative TLP Waveforms

#### **ESD Voltage Clamping**


For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000–4–2 waveform. Since the IEC61000–4–2 was written as a pass/fail spec for larger systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. ON Semiconductor has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how ON Semiconductor creates these screenshots and how to interpret them please refer to On Semiconductor Application Notes AND8307/D and AND8308/D.

# IEC61000-4-2 Spec.

Level	Test Volt- age (kV)	First Peak Current (A)	Current at 30 ns (A)	Current at 60 ns (A)
1	2	7.5	4	2
2	4	15	8	4
3	6	22.5	12	6
4	8	30	16	8



80



100 PEAK VALUE  $I_{RSM} \mathbin{@} 8~\mu s$ 90 % OF PEAK PULSE CURRENT PULSE WIDTH (tp) IS DEFINED 80 AS THAT POINT WHERE THE 70 PEAK CURRENT DECAY = 8 µs 60 HALF VALUE I<sub>RSM</sub>/2 @ 20 μs 50 40 30 20 10 0

t, TIME (μs)
Figure 12. 8 x 20 μs Pulse Waveform

20

0




Figure 13. ESD Clamping Voltage +8 kV per IEC6100-4-2 (external to internal pin)





Figure 14. ESD Clamping Voltage -8 kV per IEC6100-4-2 (external to internal pin)



DOCUMENT NUMBER:	98AON52150E	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	WDFN16 4X2, 0.5P		PAGE 1 OF 1	

ON Semiconductor and a retrademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

DIMENSIONS: MILLIMETERS

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales



# 单击下面可查看定价,库存,交付和生命周期等信息

>>ON Semiconductor(安森美)