8-Bit Serial-Input/Serial or Parallel-Output Shift Register with Latched 3-State Outputs

High-Performance Silicon-Gate CMOS

MC74HC595A

The MC74HC595A consists of an 8-bit shift register and an 8-bit D-type latch with three-state parallel outputs. The shift register accepts serial data and provides a serial output. The shift register also provides parallel data to the 8-bit latch. The shift register and latch have independent clock inputs. This device also has an asynchronous reset for the shift register.

The HC595A directly interfaces with the SPI serial data port on CMOS MPUs and MCUs.

Features

- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7 A
- Chip Complexity: 328 FETs or 82 Equivalent Gates
- Improvements over HC595
 - Improved Propagation Delays
 - ◆ 50% Lower Quiescent Power
 - Improved Input Noise and Latchup Immunity
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant



ON Semiconductor®

www.onsemi.com



SOIC-16 D SUFFIX CASE 751B




TSSOP-16 DT SUFFIX CASE 948F



QFN16 MN SUFFIX CASE 485AW


MARKING DIAGRAMS




(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information on page 11 of this data sheet.







MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
|------------------|--|------------------------------|------|
| V _{CC} | DC Supply Voltage (Referenced to GND) | -0.5 to +7.0 | V |
| V _{in} | DC Input Voltage (Referenced to GND) | –0.5 to V _{CC} +0.5 | V |
| V _{out} | DC Output Voltage (Referenced to GND) | –0.5 to V _{CC} +0.5 | V |
| l _{in} | DC Input Current, per Pin | ±20 | mA |
| l _{out} | DC Output Current, per Pin | ±35 | mA |
| I _{CC} | DC Supply Current, V _{CC} and GND Pins | ±75 | mA |
| P _D | Power Dissipation in Still Air, SOIC Package† TSSOP Package† | 500 450 | mW |
| T _{stg} | Storage Temperature | –65 to +150 | °C |
| TL | Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP, SOIC or TSSOP Package) | 260 | °C |
| V _{ESD} | ESD Withstand Voltage Human Body Model (Note 1) Machine Model (Note 2) Charged Device Model (Note 3) | > 3000 > 400 N/A | V |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND $\leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

†Derating: SOIC Package: -7 mW/°C from 65° to 125°C

TSSOP Package: -6.1 mW/°C from 65° to 125°C

1. Tested to EIA/JESD22-A114-A.

- 2. Tested to EIA/JESD22-A115-A.
- 3. Tested to JESD22–C101–A.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit | |
|------------------------------------|---|--|-------------|--------------------|----|
| V _{CC} | DC Supply Voltage (Referenced to GND) | 2.0 | 6.0 | V | |
| V _{in} , V _{out} | DC Input Voltage, Output Voltage (Referenced to GND) | | 0 | V _{CC} | V |
| T _A | Operating Temperature, All Package Types | | -55 | +125 | °C |
| t _r , t _f | (Figure 1) V _C | _C = 2.0 V _C = 4.5 V _C = 6.0 V | 0 0 0 | 1000 500 400 | ns |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

| | | | | Vcc | Guaranteed Limit | | | |
|-----------------|--|--|---|--------------------------|---------------------------|---------------------------|---------------------------|------|
| Symbol | Parameter | Test Condit | ions | v | –55 to 25°C | ≤ 85 ° C | ≤ 125°C | Unit |
| V _{IH} | Minimum High–Level Input Voltage | $\label{eq:Vout} \begin{array}{l} V_{out} = 0.1 \; V \; or \; V_{CC} - 0.1 \; V \\ I_{out} \leq 20 \; \mu A \end{array}$ | | 2.0 3.0 4.5 6.0 | 1.5 2.1 3.15 4.2 | 1.5 2.1 3.15 4.2 | 1.5 2.1 3.15 4.2 | V |
| V _{IL} | Maximum Low-Level Input Voltage | $\label{eq:Vout} \begin{array}{l} V_{out} = 0.1 \ V \ \text{or} \ V_{CC} - \\ I_{out} \leq 20 \ \mu A \end{array}$ | 0.1 V | 2.0 3.0 4.5 6.0 | 0.5 0.9 1.35 1.8 | 0.5 0.9 1.35 1.8 | 0.5 0.9 1.35 1.8 | V |
| V _{OH} | Minimum High–Level Output Voltage, Q _A – Q _H | $V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \ \mu A$ | | 2.0 4.5 6.0 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | V |
| | | | $\begin{array}{l} _{out} \leq 2.4 \text{ mA} \\ _{out} \leq 6.0 \text{ mA} \\ _{out} \leq 7.8 \text{ mA} \end{array}$ | 3.0 4.5 6.0 | 2.48 3.98 5.48 | 2.34 3.84 5.34 | 2.2 3.7 5.2 | |
| V _{OL} | Maximum Low-Level Output Voltage, Q _A – Q _H | $ \begin{aligned} V_{in} &= V_{IH} \text{ or } V_{IL} \\ \left I_{out} \right &\leq 20 \ \mu A \end{aligned} $ | | 2.0 4.5 6.0 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | V |
| | | | $\begin{array}{l} _{out} \leq 2.4 \text{ mA} \\ _{out} \leq 6.0 \text{ mA} \\ _{out} \leq 7.8 \text{ mA} \end{array}$ | 3.0 4.5 6.0 | 0.26 0.26 0.26 | 0.33 0.33 0.33 | 0.4 0.4 0.4 | |
| V _{OH} | Minimum High–Level Output Voltage, SQ _H | $\label{eq:Vin} \begin{split} V_{in} &= V_{IH} \text{ or } V_{IL} \\ II_{out} I &\leq 20 \ \mu A \end{split}$ | | 2.0 4.5 6.0 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | V |
| | | i i | $ _{out} \le 2.4 \text{ mA}$ $ _{out} \le 4.0 \text{ mA}$ $ _{out} \le 5.2 \text{ mA}$ | 3.0 4.5 6.0 | 2.48 3.98 5.48 | 2.34 3.84 5.34 | 2.2 3.7 5.2 | |
| V _{OL} | Maximum Low–Level Output Voltage, SQ _H | $\label{eq:Vin} \begin{split} V_{in} &= V_{IH} \text{ or } V_{IL} \\ II_{out} I \leq 20 \ \mu A \end{split}$ | | 2.0 4.5 6.0 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | V |
| | | | $\begin{split} _{out} &\leq 2.4 \text{ mA} \\ _{out} &\leq 4.0 \text{ mA} \\ _{out} &\leq 5.2 \text{ mA} \end{split}$ | 3.0 4.5 6.0 | 0.26 0.26 0.26 | 0.33 0.33 0.33 | 0.4 0.4 0.4 | |
| l _{in} | Maximum Input Leakage Current | $V_{in} = V_{CC}$ or GND | | 6.0 | ±0.1 | ±1.0 | ±1.0 | μA |
| I _{OZ} | Maximum Three-State Leakage Current, Q _A – Q _H | Output in High-Imped $V_{in} = V_{IL} \text{ or } V_{IH}$ $V_{out} = V_{CC} \text{ or } GND$ | dance State | 6.0 | ±0.5 | ±5.0 | ±10 | μΑ |
| I _{CC} | Maximum Quiescent Supply Current (per Package) | $V_{in} = V_{CC} \text{ or } GND$ $I_{out} = 0 \ \mu A$ | | 6.0 | 4.0 | 40 | 160 | μA |

www.onsemi.com

| | | V _{cc} | Guaranteed Limit | | | |
|--------------------|---|-----------------|------------------|-----------------------|---------|------|
| Symbol | Parameter | v | –55 to 25°C | ≤ 85°C | ≤ 125°C | Unit |
| f _{max} | Maximum Clock Frequency (50% Duty Cycle) | 2.0 | 6.0 | 4.8 | 4.0 | MH: |
| max | (Figures 1 and 7) | 3.0 | 15 | 10 | 8.0 | |
| | | 4.5 | 30 | 24 | 20 | |
| | | 6.0 | 35 | 28 | 24 | |
| t _{PLH} , | Maximum Propagation Delay, Shift Clock to SQ _H | 2.0 | 140 | 175 | 210 | ns |
| t _{PHL} | (Figures 1 and 7) | 3.0 | 100 | 125 | 150 | |
| | | 4.5 | 28 | 35 | 42 | |
| | | 6.0 | 24 | 30 | 36 | |
| t _{PHL} | Maximum Propagation Delay, Reset to SQ _H | 2.0 | 145 | 180 | 220 | ns |
| | (Figures 2 and 7) | 3.0 | 100 | 125 | 150 | |
| | | 4.5 | 29 | 36 | 44 | |
| | | 6.0 | 25 | 31 | 38 | |
| t _{PLH} , | Maximum Propagation Delay, Latch Clock to Q _A – Q _H | 2.0 | 140 | 175 | 210 | ns |
| t _{PHL} | (Figures 3 and 7) | 3.0 | 100 | 125 | 150 | |
| | | 4.5 | 28 | 35 | 42 | |
| | | 6.0 | 24 | 30 | 36 | |
| t _{PLZ} , | Maximum Propagation Delay, Output Enable to Q _A – Q _H | 2.0 | 150 | 190 | 225 | ns |
| t _{PHZ} | (Figures 4 and 8) | 3.0 | 100 | 125 | 150 | |
| | | 4.5 | 30 | 38 | 45 | |
| | | 6.0 | 26 | 33 | 38 | |
| t _{PZL} , | Maximum Propagation Delay, Output Enable to Q _A – Q _H | 2.0 | 135 | 170 | 205 | ns |
| t _{PZH} | (Figures 4 and 8) | 3.0 | 90 | 110 | 130 | |
| | | 4.5 | 27 | 34 | 41 | |
| | | 6.0 | 23 | 29 | 35 | |
| t _{TLH} , | Maximum Output Transition Time, Q _A – Q _H | 2.0 | 60 | 75 | 90 | ns |
| t _{THL} | (Figures 3 and 7) | 3.0 | 23 | 27 | 31 | |
| | | 4.5 | 12 | 15 | 18 | |
| | | 6.0 | 10 | 13 | 15 | |
| t _{TLH} , | Maximum Output Transition Time, SQ _H | 2.0 | 75 | 95 | 110 | ns |
| t _{THL} | (Figures 1 and 7) | 3.0 | 27 | 32 | 36 | |
| | | 4.5 | 15 | 19 | 22 | |
| | | 6.0 | 13 | 16 | 19 | |
| C _{in} | Maximum Input Capacitance | - | 10 | 10 | 10 | pF |
| Cout | Maximum Three-State Output Capacitance (Output in | - | 15 | 15 | 15 | pF |
| | High-Impedance State), Q _A - Q _H | | | | | |
| | | | 1 | | | |
| | | | Typical @ | 25°C, V _{CC} | - 5 0 V | 1 |

300

pF

AC ELECTRICAL CHARACTERISTICS (C_L = 50 pF, Input t_r = t_f = 6.0 ns)

Power Dissipation Capacitance (Per Package)*

 C_{PD}

TIMING REQUIREMENTS (Input $t_r = t_f = 6.0 \text{ ns}$)

| | | V _{cc} | Guara | anteed Limi | t | Unit |
|---------------------------------|--|-----------------|---------------|-------------|---------|------|
| Symbol | Parameter | v | 25°C to -55°C | ≤ 85°C | ≤ 125°C | |
| t _{su} | Minimum Setup Time, Serial Data Input A to Shift Clock | 2.0 | 50 | 65 | 75 | ns |
| | (Figure 5) | 3.0 | 40 | 50 | 60 | |
| | | 4.5 | 10 | 13 | 15 | |
| | | 6.0 | 9.0 | 11 | 13 | |
| t _{su} | Minimum Setup Time, Shift Clock to Latch Clock | 2.0 | 75 | 95 | 110 | ns |
| | (Figure 6) | 3.0 | 60 | 70 | 80 | |
| | | 4.5 | 15 | 19 | 22 | |
| | | 6.0 | 13 | 16 | 19 | |
| t _h | Minimum Hold Time, Shift Clock to Serial Data Input A | 2.0 | 5.0 | 5.0 | 5.0 | ns |
| | (Figure 5) | 3.0 | 5.0 | 5.0 | 5.0 | |
| | | 4.5 | 5.0 | 5.0 | 5.0 | |
| | | 6.0 | 5.0 | 5.0 | 5.0 | |
| t _{rec} | Minimum Recovery Time, Reset Inactive to Shift Clock | 2.0 | 50 | 65 | 75 | ns |
| | (Figure 2) | 3.0 | 40 | 50 | 60 | |
| | | 4.5 | 10 | 13 | 15 | |
| | | 6.0 | 9.0 | 11 | 13 | |
| tw | Minimum Pulse Width, Reset | 2.0 | 60 | 75 | 90 | ns |
| | (Figure 2) | 3.0 | 45 | 60 | 70 | |
| | | 4.5 | 12 | 15 | 18 | |
| | | 6.0 | 10 | 13 | 15 | |
| tw | Minimum Pulse Width, Shift Clock | 2.0 | 50 | 65 | 75 | ns |
| | (Figure 1) | 3.0 | 40 | 50 | 60 | |
| | | 4.5 | 10 | 13 | 15 | |
| | | 6.0 | 9.0 | 11 | 13 | |
| t _w | Minimum Pulse Width, Latch Clock | 2.0 | 50 | 65 | 75 | ns |
| | (Figure 6) | 3.0 | 40 | 50 | 60 | |
| | | 4.5 | 10 | 13 | 15 | |
| | | 6.0 | 9.0 | 11 | 13 | |
| t _r , t _f | Maximum Input Rise and Fall Times | 2.0 | 1000 | 1000 | 1000 | ns |
| | (Figure 1) | 3.0 | 800 | 800 | 800 | |
| | | 4.5 | 500 | 500 | 500 | |
| | | 6.0 | 400 | 400 | 400 | |

| FUNCTION TABLE |
|----------------|
|----------------|

| | | | Inputs | | | Resulting Function | | | |
|--|-----------|----------------------|----------------|----------------|------------------|--|-------------------------------|---|--|
| Operation | Reset | Serial Input A | Shift Clock | Latch Clock | Output Enable | Shift Register Contents | Latch Register Contents | Serial Output SQ _H | Parallel Outputs Q _A – Q _H |
| Reset shift register | L | Х | Х | L, H, ↓ | L | L | U | L | U |
| Shift data into shift register | Н | D | ↑ | L, H, ↓ | L | $\begin{array}{c} D \rightarrow SR_{A};\\ SR_{N} \rightarrow SR_{N+1} \end{array}$ | U | $\text{SR}_{\text{G}} {\rightarrow} \text{SR}_{\text{H}}$ | U |
| Shift register remains unchanged | Н | X | L, H, ↓ | L, H, ↓ | L | U | U | U | U |
| Transfer shift register contents to latch register | Н | х | L, H, ↓ | Ŷ | L | U | $SR_N \to LR_N$ | U | SR _N |
| Latch register remains unchanged | Х | Х | х | L, H, ↓ | L | * | U | * | U |
| Enable parallel outputs | Х | Х | Х | Х | L | * | ** | * | Enabled |
| Force outputs into high impedance state | Х | х | х | Х | Н | * | ** | * | Z |
| SR = shift register conten | l ts D | = data (L | , H) logic le | l evel | I ↑ = Low– | to–High * = | l depends on Re | set and Shift Cl | ock inputs |

LR = latch register contents

U = remains unchanged

 \downarrow = High-to-Low

* = depends on Reset and Shift Clock inputs
 ** = depends on Latch Clock input

PIN DESCRIPTIONS

INPUTS

A (Pin 14)

Serial Data Input. The data on this pin is shifted into the 8-bit serial shift register.

CONTROL INPUTS

Shift Clock (Pin 11)

Shift Register Clock Input. A low– to–high transition on this input causes the data at the Serial Input pin to be shifted into the 8–bit shift register.

Reset (Pin 10)

Active–low, Asynchronous, Shift Register Reset Input. A low on this pin resets the shift register portion of this device only. The 8–bit latch is not affected.

Latch Clock (Pin 12)

Storage Latch Clock Input. A low-to-high transition on this input latches the shift register data.

Output Enable (Pin 13)

Active-low Output Enable. A low on this input allows the data from the latches to be presented at the outputs. A high on this input forces the outputs (Q_A-Q_H) into the high-impedance state. The serial output is not affected by this control unit.

OUTPUTS


$Q_A - Q_H$ (Pins 15, 1, 2, 3, 4, 5, 6, 7)

Noninverted, 3-state, latch outputs.


SQ_H (Pin 9)

Noninverted, Serial Data Output. This is the output of the eighth stage of the 8-bit shift register. This output does not have three-state capability.

SWITCHING WAVEFORMS














Figure 5.














Figure 6.

TEST CIRCUITS



EXPANDED LOGIC DIAGRAM



| | TIMING DIAGRAM |
|---------------------------------------|---|
| SHIFT CLOCK | |
| SERIAL DATA INPUT A | |
| RESET | |
| LATCH CLOCK | |
| output Enable | |
| Q _A | |
| Q _B | |
| Q_{C} | |
| QD | |
| Q_E | |
| Q _F | |
| Q_G | |
| Q _H | |
| SERIAL DATA OUTPUT SQ _H | |
| | NOTE: XXX implies that the output is in a high-impedance state. |

ORDERING INFORMATION


| Device | Package | Shipping [†] |
|---|-----------------------|-----------------------|
| MC74HC595ADG | | 48 Units / Rail |
| NLV74HC595ADG* | SOIC-16 (Pb-Free) | 48 Units / Rail |
| MC74HC595ADR2G | | 2500 / Tape & Reel |
| NLV74HC595ADR2G* | | 2500 / Tape & Reel |
| MC74HC595AADR2G | | 2500 / Tape & Reel |
| NLV74HC595AADR2G* (Contact ON Semiconductor) | | 2500 / Tape & Reel |
| MC74HC595ADTG | | 96 Units / Tube |
| NLV74HC595ADTG* | | 96 Units / Tube |
| MC74HC595ADTR2G | TSSOP-16 (Pb-Free) | 2500 / Tape & Reel |
| NLV74HC595ADTR2G* | | 2500 / Tape & Reel |
| NLV74HC595AADTR2G* | | 2500 / Tape & Reel |
| MC74HC595AMNTWG# | | 3000 / Tape & Reel |
| NLV74HC595AMNTWG*# | QFN16 (Pb-Free) | 3000 / Tape & Reel |
| NLV74HC595AMN1TWG*# | 、 <i>,</i> , | 3000 / Tape & Reel |

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

#MN suffix is with pull-back lead, MN1 is without pull-back lead. Refer to 'Detail A' of case outline on page 13.

onsemi




| DESCRIPTION: | QFN16, 2.5X3.5, 0.5P | | PAGE 1 OF 1 | | |
|------------------|----------------------|--|-------------|--|--|
| DOCUMENT NUMBER: | 98AON36347E | Electronic versions are uncontrolled except when accessed directly from the Document Reposition Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | | |

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product rights nor the rights of others.

ONSEMI

SOIC-16 CASE 751B-05 ISSUE K



onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.


DESCRIPTION:

SOIC-16

PAGE 1 OF 1

MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS

onsemi



*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

 DOCUMENT NUMBER:
 98ASH70247A
 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

 DESCRIPTION:
 TSSOP-16
 PAGE 1 OF 1

 onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation

© Semiconductor Components Industries, LLC, 2019

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specification scan and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights or the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such u

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales 单击下面可查看定价,库存,交付和生命周期等信息

>>ON Semiconductor(安森美)