8-Bit Shift and Store Register

High–Performance Silicon–Gate CMOS

The MC74HC4094A is a high speed CMOS 8–bit serial shift and storage register. This device consists of an 8–bit shift register and latch with 3–state output buffers. Data is shifted on positive clock (CP) transitions. The data in the shift register is transferred to the storage register when the Strobe (STR) input is high. The output buffers are enabled when the Output Enable (OE) input is set high. Two serial outputs (QS₁, QS₂) are available for cascading multiple devices.

Features

- Wide Operating Voltage Range: 2.0 to 6.0 V
- Low Power Dissipation: $I_{CC} = < 10 \,\mu A$
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- These are Pb–Free Devices


Typical Applications

- Serial-to-Parallel Conversion
- Remote Control Storage Register



ON Semiconductor®

www.onsemi.com



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.




Figure 2. Logic Symbol

Figure 3. IEC Logic Symbol




Figure 4. Functional Diagram




Figure 5. Logic Diagram

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	- 0.5 to + 7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	– 0.5 to V _{CC} + 0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} + 0.5	V
l _{in}	DC Input Current, per Pin	± 20	mA
l _{out}	DC Output Current, per Pin	± 35	mA
I _{CC}	DC Supply Current, V_{CC} and GND Pins	± 75	mA
P _D	Power Dissipation in Still Air, SOIC Package† TSSOP Package†	500 450	mW
T _{stg}	Storage Temperature	- 65 to + 150	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and Vout should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

†Derating – SOIC Package: – 7 mW/°C from 65° to 125°C TSSOP Package: - 6.1 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	2.0	6.0	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)	0	V _{CC}	V
T _A	Operating Temperature, All Package Types	-55	+125	°C
t _r , t _f	Input Rise and Fall Time $V_{CC} = 2.0$ (Figure 1) $V_{CC} = 4.5$ $V_{CC} = 6.0$	V 0	1000 500 400	ns

FUNCTIONAL TABLE

	INPUTS			PARALLEL	OUTPUTS	SERIAL C	DUTPUTS
СР	OE	STR	D	QP0	QPn	QS1	QS2
\uparrow	L	Х	Х	Z	Z	Q'6	NC
\downarrow	L	Х	Х	Z	Z	NC	QP7
\uparrow	н	L	Х	NC	NC	Q'6	NC
\uparrow	Н	Н	L	L	QPn-1	Q'6	NC
\uparrow	Н	Н	Н	Н	QPn-1	Q'6	NC
\downarrow	Н	Н	Н	NC	NC	NC	QP7

Notes

1. H = HIGH voltage level

L = LOW voltage level

X = don't care

Z = high impedance OFF-state

NC = no change \uparrow = LOW-to-HIGH CP transition \downarrow = HIGH-to-LOW CP transition

Q'6 = the information in the seventh register stage is transferred to the 8th register stage and QSn output at the positive clock edge




Figure 6. Timing Diagram

DC CHARACTERISTICS

Symbol	Parameter	ameter Test Conditions		Guaranteed Limits			
			V _{CC} (V)	–55°C to 25°C	≤ 85°C	≤ 125°C	Uni
VIH	Minimum High–Level Input	vel Input $V_{OUT} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$	2.0	1.5	1.5	1.5	V
	Voltage	I _{OUT} ≤ 20 μA	3.0	2.1	2.1	2.1	
			4.5	3.15	3.15	3.15	
			6.0	4.2	4.2	4.2	
V _{IL}	Maximum Low-Level Input	$V_{OUT} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$	2.0	0.5	0.5	0.5	V
	Voltage	I _{OUT} ≤ 20 μA	3.0	0.9	0.9	0.9	
			4.5	1.35	1.35	1.35	
			6.0	1.8	1.8	1.8	
V _{OH}	Minimum High-Level Output	$V_{IN} = V_{IH} \text{ or } V_{IL}$	2.0	1.9	1.9	1.9	V
	Voltage	ltage l _{OUT} l≤ 20 μA	3.0	2.9	2.9	2.9	-
			4.5	4.4	4.4	4.4	
			6.0	5.9	5.9	5.9	
		$V_{IN} = V_{IH} \text{ or } V_{IL}, I_{OUT} = 2.4 \text{ mA}$	3.0	2.75	2.7	2.6	
		$V_{IN} = V_{IH} \text{ or } V_{IL}, I_{OUT} = 4 \text{ mA}$	4.5	4.25	4.2	4.1	
		$V_{IN} = V_{IH} \text{ or } V_{IL}, I_{OUT} = 5.2 \text{ mA}$	6.0	5.75	5.7	5.6	
V _{OL}	Maximum Low–Level Output Voltage		2.0	0.1	0.1	0.1	V
			3.0	0.1	0.1	0.1	
			4.5	0.1	0.1	0.1	
			6.0	0.1	0.1	0.1	
		$V_{IN} = V_{IH} \text{ or } V_{IL}, I_{OUT} = 2.4 \text{ mA}$	3.0	0.25	0.3	0.4	
		$V_{IN} = V_{IH} \text{ or } V_{IL}, I_{OUT} = 4 \text{ mA}$	4.5	0.25	0.3	0.4	
		$V_{IN} = V_{IH} \text{ or } V_{IL}, _{OUT} = 5.2 \text{ mA}$	6.0	0.25	0.3	0.4	
I _{IN}	Maximum Input Leakage Current	$V_{IN} = V_{CC}$ or GND	6.0	±0.1	±1	±1	μΑ
I _{OZ}	Maximum Tri–State Output Leakage Current	$V_{IN} = V_{CC} \text{ or GND}$ $V_{OUT} = V_{CC} \text{ or GND}$	6.0	±0.5	±5	±10	μΑ
I _{CC}	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND	6.0	4.0	40	80	μA

AC CHARACTERISTICS ($t_f = t_r = 6 \text{ ns}, C_L = 50 \text{ pF}$)

				Guaranteed Limits			
Symbol	Parameter	Test Conditions	V _{CC} (V)	–55°C to 25°C	≤ 85°C	≤ 125°C	Uni
t _{PHL} , t _{PLH}	Maximum Propagation Delay	Figure 7	2.0	120	150	170	ns
	CP to QS ₁		3.0	90	100	110	
			4.5	30	38	45	
			6.0	26	33	38	
t _{PHL} , t _{PLH}	Maximum Propagation Delay	Figure 7	2.0	120	150	170	ns
	CP to QS ₂		3.0	90	100	110	
			4.5	27	34	41	
			6.0	23	29	35	
t _{PHL} , t _{PLH}	Maximum Propagation Delay	Figure 7	2.0	120	150	170	ns
	CP to QP _n		3.0	90	100	110	
			4.5	39	49	59	
			6.0	33	42	50	
t _{PHL} , t _{PLH}	Maximum Propagation Delay	Figure 8	2.0	120	150	170	ns
	STR to QP _n		3.0	90	100	110	-
			4.5	36	45	54	
			6.0	31	38	46	
t _{PZH} , t _{PZL}	Maximum 3–State Output Enable Time OE to QP _n	ble Time Figure 9	2.0	120	140	160	ns
			3.0	80	100	120	
			4.5	35	44	53	
			6.0	30	37	45	
t _{PHZ} , t _{PLZ}	Maximum 3–State Output Enable Time OE to QP _n	mum 3–State Output Enable Time Figure 9 o QP _n	2.0	100	120	140	ns
			3.0	70	90	110	
			4.5	25	31	38	
			6.0	21	26	32	
t _{THL} , t _{TLH}	Maximum Output Transition Time	Figure 7	2.0	70	90	110	ns
			3.0	40	60	80	
			4.5	18	22	25	
			6.0	16	19	22	
t _W	Minimum Clock Pulse Width	Figure 7	2.0	80	100	120	ns
	High or Low		3.0	50	60	80	
			4.5	16	20	24	
			6.0	14	17	20	
t _W	Minimum Strobe Pulse Width	Figure 8	2.0	80	100	120	ns
	High		3.0	50	60	80	
			4.5	16	20	24	
			6.0	14	17	20	
t _{SU}	Minimum Set–up Time	Figure 10	2.0	50	65	75	ns
	D to CP		3.0	30	35	45	
			4.5	10	13	15	
			6.0	9	11	13	

www.onsemi.com 7

				Guaranteed Limits			
Symbol	Parameter	Test Conditions	V _{CC} (V)	–55°C to 25°C	≤ 85°C	≤ 125°C	Unit
t _{SU}	Minimum Set-up Time CP to STR	Figure 8	2.0	100	125	150	ns
			3.0	60	75	90	
			4.5	20	25	30	
			6.0	17	21	26	
t _h	Minimum Hold Time	Figure 10	2.0	3	3	3	ns
	D to CP		3.0	3	3	3	
			4.5	3	3	3	
			6.0	3	3	3	
t _h	Minimum Hold Time CP to STR	Figure 8	2.0	0	0	0	ns
			3.0	0	0	0	
			4.5	0	0	0	
			6.0	0	0	0	
f _{MAX}	Minimum Clock Pulse Frequency	Figure 7	2.0	6	5	4	MHz
			3.0	18	14	12	1
			4.5	30	24	20	
			6.0	35	28	24	
Cin	Maximum Input Capacitance		-	10	10	10	pF
Cout	Maximum Output Capacitance		-	15	15	15	pF
C _{PD}	Power Dissipation Capacitance (Note 2)		-	140	140	140	pF

AC CHARACTERISTICS ($t_f = t_r = 6 \text{ ns}, C_L = 50 \text{ pF}$)

2. C_{PD} is defined as the value of the IC's equivalent capacitance from which the operating current can be calculated from: I_{CC} (operating) $\approx C_{PD} \times V_{CC} \times f_{IN} \times N_{SW}$ where N_{SW} = total number of outputs switching and f_{IN} = switching frequency.

AC WAVEFORMS




Figure 7. Waveforms showing the clock (CP) to output (QPn, QS1, QS2) propagation delays, the clock pulse width and the maximum clock frequency.




Figure 8. Waveforms showing the strobe (STR) to output (QPn) propagation delays, the strobe pulse width, the clock set-up and hold times for the strobe input.






Figure 9. Waveforms showing the 3-state enable and disable times for input OE.




The shaded areas indicate when the input is permitted to change for predictable output performance.

Figure 10. Waveforms showing the data set-up and hold times for the data input.


TEST CIRCUITS





*Includes all probe and jig capacitance

*Includes all probe and jig capacitance



ORDERING INFORMATION


Device	Package	Shipping [†]
MC74HC4094ADG	SOIC-16 (Pb-Free)	48 Units / Rail
MC74HC4094ADR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel
MC74HC4094ADTG	TSSOP-16 (Pb-Free)	96 Units / Rail
MC74HC4094ADTR2G	TSSOP-16 (Pb-Free)	2500 / Tape & Reel
NLVHC4094BDTR2G*	TSSOP-16 (Pb-Free)	2500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable.

ONSEMI

SOIC-16 CASE 751B-05 ISSUE K




DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-16	-	PAGE 1 OF 1		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights or the rights of others.

© Semiconductor Components Industries, LLC, 2019

MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS

onsemi



*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

 DOCUMENT NUMBER:
 98ASH70247A
 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

 DESCRIPTION:
 TSSOP-16
 PAGE 1 OF 1

 onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation

© Semiconductor Components Industries, LLC, 2019

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specification scan and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights or the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such u

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales 单击下面可查看定价,库存,交付和生命周期等信息

>>ON Semiconductor(安森美)