## onsemi

### NCV8402D, NCV8402AD

NCV8402D/AD is a dual protected Low–Side Smart Discrete device. The protection features include overcurrent, overtemperature, ESD and integrated Drain–to–Gate clamping for overvoltage protection. This device offers protection and is suitable for harsh automotive environments.

#### Features


- Short–Circuit Protection
- Thermal Shutdown with Automatic Restart
- Overvoltage Protection
- Integrated Clamp for Inductive Switching
- ESD Protection
- dV/dt Robustness
- Analog Drive Capability (Logic Level Input)
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

#### **Typical Applications**

- Switch a Variety of Resistive, Inductive and Capacitive Loads
- Can Replace Electromechanical Relays and Discrete Circuits
- Automotive / Industrial


V <sub>(BR)DSS</sub> (Clamped)	R <sub>DS(ON)</sub> TYP	I <sub>D</sub> MAX
42 V	165 m $\Omega$ @ 10 V	2.0 A*

\*Max current limit value is dependent on input condition.



- = Pb-Free Package





#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NCV8402DDR2G		2500/Tape & Reel
NCV8402ADDR2G	(Pb-Free)	

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

#### **MAXIMUM RATINGS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise noted)

Ra	Symbol	Value	Unit	
Drain-to-Source Voltage Internally Clamped	V <sub>DSS</sub>	42	V	
Drain-to-Gate Voltage Internally Clamped	(R <sub>G</sub> = 1.0 MΩ)	V <sub>DGR</sub>	42	V
Gate-to-Source Voltage		V <sub>GS</sub>	±14	V
Continuous Drain Current		Ι <sub>D</sub>	Internally L	imited
Total Power Dissipation	@ T <sub>A</sub> = 25°C (Note 1) @ T <sub>A</sub> = 25°C (Note 2)	PD	0.8 1.62	W
Maximum Continuous Drain, both channels on	@ T <sub>A</sub> = 25°C (Note 1) @ T <sub>A</sub> = 25°C (Note 2)	I <sub>D</sub>	1.87 2.65	A
Thermal Resistance	Junction-to-Ambient Steady State (Note 1) Junction-to-Ambient Steady State (Note 2)	$R_{ heta JA} \ R_{ heta JA}$	157 77	°C/W
Single Pulse Drain-to-Source Avalanche Energy (V_DD = 32 V, V_G = 5.0 V, I_{PK} = 1.0 A, L = 300 mH, $R_{G(ext)} = 25 \Omega$ )			150	mJ
Load Dump Voltage (V <sub>GS</sub> =	= 0 and 10 V, R <sub>I</sub> = 2.0 $\Omega$ , R <sub>L</sub> = 9.0 $\Omega$ , t <sub>d</sub> = 400 ms)	$V_{LD}$	55	V
Operating Junction and Storage Temperature			-55 to 150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
Surface-mounted onto min pad FR4 PCB, (Cu area = 40 sq. mm, 1 oz.).
Surface-mounted onto 1" sq. FR4 board (Cu area = 625 sq. mm, 2 oz.).




Figure 1. Voltage and Current Convention

#### 0E°C unla ...

Temperature Limit (Turn-off)

Temperature Limit (Turn-off)

Device ON Gate Input Current

GATE INPUT CHARACTERISTICS (Note 5)

Thermal Hysteresis

Thermal Hysteresis

Parameter	Test Condition	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage	$V_{GS}$ = 0 V, I <sub>D</sub> = 10 mA, T <sub>J</sub> = 25°C	V <sub>(BR)DSS</sub>	42	46	55	V
(Note 3)	$V_{GS} = 0 \text{ V}, \text{ I}_{D} = 10 \text{ mA}, \text{ T}_{J} = 150^{\circ}\text{C}$ (Note 5)		40	45	55	
Zero Gate Voltage Drain Current	$V_{GS}$ = 0 V, $V_{DS}$ = 32 V, $T_{J}$ = 25°C	I <sub>DSS</sub>		0.25	4.0	μA
	$V_{GS} = 0 \text{ V}, \text{ V}_{DS} = 32 \text{ V}, \text{ T}_{J} = 150^{\circ}\text{C}$ (Note 5)			1.1	20	
Gate Input Current	$V_{DS} = 0 V, V_{GS} = 5.0 V$	I <sub>GSSF</sub>		50	100	μA
ON CHARACTERISTICS (Note 3)						
Gate Threshold Voltage	$V_{GS} = V_{DS}, I_D = 150 \ \mu A$	V <sub>GS(th)</sub>	1.3	1.8	2.2	V
Gate Threshold Temperature Coefficient		V <sub>GS(th)</sub> /T <sub>J</sub>		4.0	6.0	-mV/°C
Static Drain-to-Source On-Resistance	$V_{GS}$ = 10 V, I <sub>D</sub> = 1.7 A, T <sub>J</sub> = 25°C	R <sub>DS(on)</sub>		165	200	mΩ
	$V_{GS}$ = 10 V, I <sub>D</sub> = 1.7 A, T <sub>J</sub> = 150°C (Note 5)			305	400	1
	$V_{GS}$ = 5.0 V, I <sub>D</sub> = 1.7 A, T <sub>J</sub> = 25°C			195	230	1
	$V_{GS}$ = 5.0 V, I <sub>D</sub> = 1.7 A, T <sub>J</sub> = 150°C (Note 5)			360	460	
	$V_{GS}$ = 5.0 V, I <sub>D</sub> = 0.5 A, T <sub>J</sub> = 25°C			190	230	1
	$V_{GS}$ = 5.0 V, I <sub>D</sub> = 0.5 A, T <sub>J</sub> = 150°C (Note 5)			350	460	
Source-Drain Forward On Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 7.0 A	V <sub>SD</sub>		1.0		V
SWITCHING CHARACTERISTICS (Note 5	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;					
Turn–On Time (10% $V_{IN}$ to 90% $I_D$ )		t <sub>on</sub>		25	30	μs
Turn–Off Time (90% $V_{IN}$ to 10% $I_D$ )	1	t <sub>off</sub>		120	200	μs
Turn–On Rise Time (10% $I_D$ to 90% $I_D$ )	V <sub>GS</sub> = 10 V, V <sub>DD</sub> = 12 V,	t <sub>rise</sub>		20	25	μs
Turn–Off Fall Time (90% $I_D$ to 10% $I_D$ )	$I_{\rm D} = 2.5 \text{ A}, \text{ R}_{\rm L} = 4.7 \Omega$	t <sub>fall</sub>		50	70	μs
Slew-Rate ON (70% $V_{DS}$ to 50% $V_{DD}$ )	1	-dV <sub>DS</sub> /dt <sub>ON</sub>		0.8	1.2	V/µs
Slew-Rate OFF (50% $V_{\text{DS}}$ to 70% $V_{\text{DD}}$		dV <sub>DS</sub> /dt <sub>OFF</sub>		0.3	0.5	1
SELF PROTECTION CHARACTERISTICS	$\mathbf{S}$ (T <sub>J</sub> = 25°C unless otherwise noted) (N	ote 4)				
Current Limit	$V_{DS}$ = 10 V, $V_{GS}$ = 5.0 V, $T_{J}$ = 25°C (Note 6)	I <sub>LIM</sub>	3.7	4.3	5.0	A
	$V_{DS}$ = 10 V, $V_{GS}$ = 5.0 V, $T_{J}$ = 150°C (Notes 5, 6)		2.3	3.0	3.7	1
	$V_{DS}$ = 10 V, $V_{GS}$ = 10 V, $T_{J}$ = 25°C (Note 6)		4.2	4.8	5.4	1
	$V_{DS}$ = 10 V, $V_{GS}$ = 10 V, $T_{J}$ = 150°C (Notes 5, 6)		2.7	3.6	4.5	1
	1			+		+

V<sub>GS</sub> = 5.0 V (Notes 5, 6)

 $V_{GS} = 5.0 V$ 

V<sub>GS</sub> = 10 V (Notes 5, 6)

 $V_{GS}$  = 10 V

 $V_{GS}=5\;V\;I_{D}=1.0\;A$ 

 $V_{GS}$  = 10 V I<sub>D</sub> = 1.0 A

150

150

175

15

165

15

50

400

T<sub>LIM(off)</sub>

 $\Delta {\rm T}_{\rm LIM(on)}$ 

T<sub>LIM(off)</sub>

 $\Delta {\rm T}_{\rm LIM(on)}$ 

 $I_{GON}$ 

200

185

°C

μA

#### **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Parameter	Test Condition		Min	Тур	Max	Unit
GATE INPUT CHARACTERISTICS (Note 5)						
Current Limit Gate Input Current	$V_{GS}$ = 5 V, $V_{DS}$ = 10 V	I <sub>GCL</sub>		0.05		mA
	$V_{GS}$ = 10 V, $V_{DS}$ = 10 V			0.4		
Thermal Limit Fault Gate Input Current	$V_{GS}$ = 5 V, $V_{DS}$ = 10 V	I <sub>GTL</sub>		0.15		mA
	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 10 V			0.7		

#### **ESD ELECTRICAL CHARACTERISTICS** ( $I_J = 25^{\circ}C$ unless otherwise noted) (Note 5)

Electro-Static Discharge Capability	Human Body Model (HBM)	ESD	4000		V
	Machine Model (MM)		400		

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


3. Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2%.


4. Fault conditions are viewed as beyond the normal operating range of the part.

5. Not subject to production testing.

6. Refer to Application Note AND8202/D for dependence of protection features on gate voltage.

#### **TYPICAL PERFORMANCE CURVES**








Figure 3. Single Pulse Maximum Switching **Energy vs. Load Inductance** 





Figure 5. Single Pulse Maximum Inductive Switching Energy vs. Time in Clamp








Figure 4. Single Pulse Maximum Inductive Switch-off Current vs. Time in Clamp





Figure 6. On-state Output Characteristics


I<sub>D</sub> (A)

#### **TYPICAL PERFORMANCE CURVES**



www.onsemi.com 6

#### **TYPICAL PERFORMANCE CURVES**



www.onsemi.com 7

#### **TYPICAL PERFORMANCE CURVES**




Figure 20. Transient Thermal Resistance

#### TEST CIRCUITS AND WAVEFORMS






Figure 22. Resistive Load Switching Waveforms

#### TEST CIRCUITS AND WAVEFORMS




Figure 23. Inductive Load Switching Test Circuit





Figure 24. Inductive Load Switching Waveforms

-Z-

# DURSEM



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **STYLES ON PAGE 2**

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2	
the right to make changes without furth purpose, nor does <b>onsemi</b> assume as	er notice to any products herein. <b>onsemi</b> make ny liability arising out of the application or use	LLC dba <b>onsemi</b> or its subsidiaries in the United States and/or other cour es no warranty, representation or guarantee regarding the suitability of its pr of any product or circuit, and specifically disclaims any and all liability, inc e under its patent rights nor the rights of others.	roducts for any particular	

© Semiconductor Components Industries, LLC, 2019

#### SOIC-8 NB CASE 751-07 **ISSUE AK**

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR 3. 4. EMITTER EMITTER 5. BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: CATHODE 1 PIN 1. 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE ANODE 2. SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC COMMON CATHODE/VCC 3 4. I/O LINE 3 COMMON ANODE/GND 5. 6. I/O LINE 4 7. I/O LINE 5 COMMON ANODE/GND 8. STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4 SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5.

6.

7.

8 GATE 1

SOURCE 1/DRAIN 2

STYLE 3: DRAIN, DIE #1 PIN 1. DRAIN, #1 2. DRAIN, #2 З. DRAIN, #2 4. GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 MIRROR 1 8. STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. 8. LINE 1 OUT STYLE 27: PIN 1. ILIMIT 2 OVI 0 UVLO З. 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8 DRAIN

#### DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE #2 З. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6 DRAIN DRAIN 7. 8. DRAIN STYLE 16 EMITTER, DIE #1 PIN 1. 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC OFF DASIC\_SW\_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

© Semiconductor Components Industries, LLC, 2019

7.

8

COLLECTOR, #1

COLLECTOR, #1

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights or the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such u

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales 单击下面可查看定价,库存,交付和生命周期等信息

>>ON Semiconductor(安森美)