

# MOSFET – N-Channel, DUAL COOL<sup>®</sup> 33, POWERTRENCH<sup>®</sup> 40 V, 108 A, 2.5 mΩ

## FDMC8321LDC

#### **General Description**

This N-Channel MOSFET is produced using **onsemi**'s advanced POWERTRENCH process. Advancements in both silicon and DUAL COOL package technologies have been combined to offer the lowest  $R_{DS(on)}$  while maintaining excellent switching performance by extremely low Junction-to-Ambient thermal resistance.

#### **Features**

- DUAL COOL Top Side Cooling PQFN Package
- Max  $R_{DS(on)} = 2.5 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 27 \text{ A}$
- Max  $R_{DS(on)} = 4.1 \text{ m}\Omega$  at  $V_{GS} = 4.5 \text{ V}$ ,  $I_D = 21 \text{ A}$
- High Performance Technology for Extremely Low R<sub>DS(on)</sub>
- This Device is Pb-Free, Halide Free and RoHS Compliant

## **Applications**


- Primary DC-DC Switch
- Motor Bridge Switch
- Synchronous Rectifier

#### MOSFET MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Parameter		Rating	Unit	
V <sub>DS</sub>	Drain to Source Voltage			40	V
$V_{GS}$	Gate to Source	Voltage		±20	V
I <sub>D</sub>	Drain Current	Continuous	Continuous $T_C = 25^{\circ}C$		Α
		Continuous (Note 1a)	T <sub>A</sub> = 25°C	27	
		Pulsed (Note 4)		320	
E <sub>AS</sub>	Single Pulse Av	ralanche Energy (Note 3)		181	mJ
P <sub>D</sub>	Power Dissipat	on $T_C = 25^{\circ}C$		56	W
	Power Dissipat	tion (Note 1a) T <sub>A</sub> = 25°C		2.9	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		-55 to + 150	°C	


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

V <sub>DS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX
40 V	$2.5~\text{m}\Omega$ @ 10 V	108 A
	4.1 mΩ @ 4.5 V	



PQFN8 3.3X3.3, 0.65P (DUAL COOL 33) CASE 483AL


#### **MARKING DIAGRAM**



6K = Specific Device Code A = Assembly Plant Code YW = Date Code (Year and Week)

Z = Lot Code

#### **PIN CONNECTIONS**



#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information in the package dimensions section on page 6 of this data sheet.

#### THERMAL CHARACTERISTICS


Symbol	Parameter	Ratings	Unit
$R_{ heta JC}$	Thermal Resistance, Junction to Case (Note 1)	2.2	°C/W
$R_{\thetaJA}$	Thermal Resistance, Junction to Ambient (Note 1a)	42	

#### THERMAL CHARACTERISTICS


Rejc	Thermal Resistance, Junction to Case	(Top Source)	5.0	°C/W
RеJC	Thermal Resistance, Junction to Case	(Bottom Drain)	2.2	
Reja	Thermal Resistance, Junction to Ambient	(Note 1a)	42	
Reja	Thermal Resistance, Junction to Ambient	(Note 1b)	105	
Reja	Thermal Resistance, Junction to Ambient	(Note 1c)	29	
Reja	Thermal Resistance, Junction to Ambient	(Note 1d)	40	
Reja	Thermal Resistance, Junction to Ambient	(Note 1e)	19	
RеJA	Thermal Resistance, Junction to Ambient	(Note 1f)	23	
Reja	Thermal Resistance, Junction to Ambient	(Note 1g)	30	
Reja	Thermal Resistance, Junction to Ambient	(Note 1h)	79	
Reja	Thermal Resistance, Junction to Ambient	(Note 1i)	17	
Reja	Thermal Resistance, Junction to Ambient	(Note 1j)	26	
Rеја	Thermal Resistance, Junction to Ambient	(Note 1k)	12	
RеJA	Thermal Resistance, Junction to Ambient	(Note 1I)	16	

#### NOTES:

R<sub>θJA</sub> is determined with the device mounted on a FR-4 board using a specified pad of 2 oz copper as shown below. R<sub>θJC</sub> is guaranteed by design while R<sub>θCA</sub> is determined by the user's board design.



a. 42°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper



b. 105°C/W when mounted on a minimum pad of 2 oz copper

- c. Still air,  $20.9\times10.4\times12.7$  mm Aluminum Heat Sink, 1 in  $^2$  pad of 2 oz copper
- d. Still air, 20.9 × 10.4 × 12.7 mm Aluminum Heat Sink, minimum pad of 2 oz copper
- e. Still air,  $45.2 \times 41.4 \times 11.7$  mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, 1 in 2 pad of 2 oz copper
- f. Still air,  $45.2 \times 41.4 \times 11.7$  mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, minimum pad of 2 oz copper
- g. 200FPM Airflow, No Heat Sink, 1 in<sup>2</sup> pad of 2 oz copper
- h. 200FPM Airflow, No Heat Sink, minimum pad of 2 oz copper
- i. 200FPM Airflow,  $20.9 \times 10.4 \times 12.7$  mm Aluminum Heat Sink, 1 in<sup>2</sup> pad of 2 oz copper
- j. 200FPM Airflow, 20.9  $\times$  10.4  $\times$  12.7 mm Aluminum Heat Sink, minimum pad of 2 oz copper
- k. 200FPM Airflow,  $45.2 \times 41.4 \times 11.7$  mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, 1 in 2 pad of 2 oz copper k. 200FPM Airflow,  $45.2 \times 41.4 \times 11.7$  mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, 1 in 2 pad of 2 oz copper k. 200FPM Airflow,  $45.2 \times 41.4 \times 11.7$  mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, 1 in 2 pad of 2 oz copper k. 200FPM Airflow,  $45.2 \times 41.4 \times 11.7$  mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, 1 in 2 pad of 2 oz copper k. 200FPM Airflow,  $45.2 \times 41.4 \times 11.7$  mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, 1 in 2 pad of 2 oz copper k. 200FPM Airflow, 1 in 2 pad oz copper k. 200FPM Airflow, 1 in 2 pad oz copper k. 200FPM Airflow, 1 in 2
- I. 200FPM Airflow, 45.2 × 41.4 × 11.7 mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, minimum pad of 2 oz copper
- 2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty cycle < 2.0%.
- 3.  $E_{AS}$  of 181 mJ is based on starting  $T_J = 25$  °C, L = 3 mH,  $I_{AS} = 11$  A,  $V_{DD} = 40$  V,  $V_{GS} = 10$  V, 100% tested at L = 0.1 mH,  $I_{AS} = 35$  A.
- 4. Pulse Id measured at 250  $\mu$ s, refer to Figure 11 SOA graph for more details.

## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
OFF CHAI	RACTERISTICS					
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	40	-	-	V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, referenced to 25°C	-	39	_	mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 32 V, V <sub>GS</sub> = 0 V	-	-	1	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	-	-	±100	nA
ON CHAR	ACTERISTICS					
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 250 μA	1.0	1.7	3.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_{J}}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, referenced to 25°C	-	-6	-	mV/°C
R <sub>DS(on)</sub>	Static Drain to Source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 27 A	-	2.0	2.5	mΩ
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 21 A	-	2.8	4.1	1
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 27 A, T <sub>J</sub> = 125°C	-	3.0	3.8	1
9 <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 27 A	-	126	-	S
OYNAMIC	CHARACTERISTICS					
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V, f = 1 MHz	-	2832	3965	pF
C <sub>oss</sub>	Output Capacitance	1	-	777	1090	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	7	-	66	105	pF
R <sub>g</sub>	Gate Resistance		0.1	0.7	2.5	Ω
SWITCHIN	IG CHARACTERISTICS					
td <sub>(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> = 20 V, I <sub>D</sub> = 27 A,	-	13	23	ns
t <sub>r</sub>	Rise Time	$V_{GS}$ = 10 V, $R_{GEN}$ = 6 $\Omega$	-	5.5	11	1
t <sub>d(off)</sub>	Turn-Off Delay Time	7	-	31	50	1
t <sub>f</sub>	Fall Time	7	-	4.8	10	1
Q <sub>g(TOT)</sub>	Total Gate Charge at 10 V	V <sub>DD</sub> = 20 V, I <sub>D</sub> = 27 A	-	43	60	nC
Q <sub>g(TOT)</sub>	Total Gate Charge at 5 V	7	-	22	31	1
Q <sub>gs</sub>	Gate to Source Charge	7	-	7.1	-	nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge	7	_	6.1	-	nC
	DURCE DIODE CHARACTERISTICS		•	-	-	-
V <sub>SD</sub>	Source to Drain Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 2.3 A (Note 2)	_	0.7	1.2	V
		V <sub>GS</sub> = 0 V, I <sub>S</sub> = 27 A (Note 2)	_	0.8	1.3	1
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = 27 A, di/dt = 100 A/μs	-	31	50	ns
Q <sub>rr</sub>	Reverse Recovery Charge	7	_	11	20	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

## TYPICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)




Figure 1. On Region Characteristics




Figure 2. Normalized On–Resistance vs. Drain Current and Gate Voltage




Figure 3. Normalized On Resistance vs. Junction Temperature




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

## TYPICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted) (continued)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Maximum Continuous Drain Current vs Case Temperature




Figure 11. Forward Bias Safe Operating Area




Figure 12. Single Pulse Maximum Power Dissipation

## TYPICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted) (continued)





Figure 13. Junction-to-Case Transient Thermal Response Curve

#### PACKAGE MARKING AND ORDERING INFORMATION

Device	Device Marking	Package Type	Reel Size	Tape Width	Shipping <sup>†</sup>
FDMC8321LDC	6K	PQFN8 3.3 x 3.3, 0.65P (DUAL COOL 33) (Pb-Free/Halide Free)	13"	12 mm	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <a href="https://example.com/BRD8011/D">BRD8011/D</a>.

POWERTRENCH and DUAL COOL are registered trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.




#### PQFN8 3.3X3.3, 0.65P CASE 483AL ISSUE A


**DATE 01 JUN 2021** 

#### NOTES:

- A. PACKAGE STANDARD REFERENCE: JEDEC MO-240, ISSUE A, VAR. BA, DATED OCTOBER 2002CONTROLLING
- B. ALL DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM.
- D. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-2009.

DIM	MILLIMETERS			
DIIVI	MIN.	NOM.	MAX.	
Α	0.90	1.00	1.10	
A1	0.00		0.05	
р	0.27	0.32	0.37	
A3	(	).20 REF		
D	3.20	3.30	3.40	
D2	2.17	2.27	2.37	
D3	1.40	1.55	1.70	
D4	0.63 REF			
Е	3.20	3.30	3.40	
E2	1.90	2.00	2.10	
E3	2.10	2.25	2.40	
E4	O	).56 REF		
E5	(	0.20 REF		
е	0.65 BSC			
e1	1.95 BSC			
L	0.30	0.40	0.50	
L4	0.29	0.39	0.49	
Z	0.52 REF			







TOP VIEW



FRONT VIEW





# LAND PATTERN RECOMMENDATION

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

DC	DCUMENT NUMBER:	98AON13661G	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
	DESCRIPTION:	PQFN8 3.3X3.3, 0.65P		PAGE 1 OF 1	

ON Semiconductor and a retrademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales



# 单击下面可查看定价,库存,交付和生命周期等信息

>>ON Semiconductor(安森美)