

ON Semiconductor®

# **BSS84**

# P-Channel Enhancement Mode Field-Effect Transistor

## **Features**

- -0.13 A, -50 V,  $R_{DS(ON)} = 10 \Omega$  at  $V_{GS} = -5 \text{ V}$
- Voltage-Controlled P-Channel Small-Signal Switch
- High-Density Cell Design for Low R<sub>DS(ON)</sub>
- High Saturation Current





## **Description**

This P-channel enhancement-mode field-effect transistor is produced using ON Semiconductor's proprietary, high cell density, DMOS technology. This very high density process minimizes on-state resistance and to provide rugged and reliable performance and fast switching. The BSS84 can be used, with a minimum of effort, in most applications requiring up to 0.13 A DC and can deliver current up to 0.52 A. This product is particularly suited to low-voltage applications requiring a low-current high-side switch.

## **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. Values are at  $T_A = 25$ °C unless otherwise noted.

Symbol	Parameter Drain-Source Voltage		Ratings	Unit V	
$V_{DSS}$			-50		
$V_{GSS}$	Gate-Source Voltage		±20	V	
I <sub>D</sub>	Drain Current <sup>(1)</sup>	Continuous	-0.13	Α	
		Pulsed	-0.52	А	
P <sub>D</sub>	Maximum Power Dissipation <sup>(1)</sup>		0.36	W	
	Derate Above 25°C		2.9	mW / °C	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		−55 to +150	°C	
TL	Maximum Lead Temperat	300	°C		

## **Thermal Characteristics**

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient <sup>(1)</sup>	350	°C/W

### Note:

1.  $R_{\theta JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JA}$  is guaranteed by design, while  $R_{\theta JA}$  is determined by the user's board design.



a) 350°C/W when mounted on a minimum pad

Scale 1: 1 on letter-size paper.

# **Package Marking and Ordering Information**

Device Marking	Device	Reel Size	Tape width	Quantity
SP	BSS84	7"	8mm	3000

# **Electrical Characteristics**<sup>(2)</sup>

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Off Char	acteristics					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$	-50			V
$\Delta BV_{DSS}$	Breakdown Voltage Temperature	$I_D = -250  \mu A$		40		
$\Delta T_J$	Coefficient	Referenced to 25°C		-48		mV / ℃
		$V_{DS} = -50 \text{ V}, \ V_{GS} = 0 \text{ V}$			-15	μA
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -50 \text{ V}, V_{GS} = 0 \text{ V},$			-60	
	•	T <sub>J</sub> = 125°C			-60	μΑ
I <sub>GSS</sub>	Gate-Body Leakage.	$V_{GS} = \pm 20 \text{ V}, \ V_{DS} = 0 \text{ V}$			±10	nA
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \qquad I_{D} = -250 \mu\text{A}$	-50			V
On Char	acteristics <sup>(2)</sup>					
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -1 \text{ mA}$ $I_{D} = -1 \text{ mA},$	-0.8	-1.7	-2	V
V <sub>GS(TH)</sub>	Gate Threshold Voltage	$I_D = -1 \text{ mA},$				1/100
TJ	Temperature Coefficient	Referenced to 25°C		3		mV / ℃
	Static Drain–Source On–Resistance	$V_{GS} = -5 \text{ V}, I_D = -0.10 \text{ A}$		1.2	10.0	Ω
R <sub>DS(on)</sub>		$V_{GS} = -5 \text{ V}, I_D = -0.10 \text{ A},$		1.9	17.0	Ω
		T <sub>J</sub> = 125°C		1.9	17.0	52
I <sub>D(on)</sub>	On–State Drain Current	$V_{GS} = -5 \text{ V}, V_{DS} = -10 \text{ V}$	-0.6			Α
<b>g</b> FS	Forward Transconductance	$V_{DS} = -25 \text{ V}, I_{D} = -0.10 \text{ A}$	0.05	0.60		S
	Characteristics	T			T	
C <sub>ISS</sub>	Input Capacitance	$V_{DS} = -25 \text{ V},$		73		pF
Coss	Output Capacitance	$V_{GS} = 0 V$		10		pF
$C_{RSS}$	Reverse Transfer Capacitance	f = 1.0 MHz		5		pF
R <sub>G</sub>	Gate Resistance	$V_{GS} = -15 \text{ mV}, f = 1.0 \text{ MHz}$		9		Ω
Switchin	g Characteristics <sup>(2)</sup>					
t <sub>d(on)</sub>	Turn-On Delay			2.5	5.0	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{DD} = -30 \text{ V}, I_D = -0.27 \text{ A},$		6.3	13.0	ns
t <sub>d(off)</sub>	Turn-Off Delay	$V_{GS} = -10 \text{ V}, R_{GEN} = 6$		10	20	ns
t <sub>f</sub>	Turn-Off Fall Time			4.8	9.6	ns
Qg	Total Gate Charge	$V_{DS} = -25 \text{ V}, I_{D} = -0.10 \text{ A},$		0.9	1.3	nC
Q <sub>gs</sub>	Gate-Source Charge	$V_{GS} = -25 \text{ V}, \text{ 1D} = -0.10 \text{ A},$ $V_{GS} = -5 \text{ V}$		0.2		nC
Q <sub>gd</sub>	Gate-Drain Charge			0.3		nC
Drain-Sc	ource Diode Characteristics and			1	1	ı
Is	Maximum Continuous Drain-Source Diode Forward Current				-0.13	Α
$V_{SD}$	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_{S} = -0.26 \text{ A}^{(2)}$		-0.8	-1.2	V
t <sub>RR</sub>	Diode Reverse-Recovery Time	I <sub>F</sub> = -0.1 A,		10		ns
$Q_{RR}$	Diode Reverse-Recovery Charge	$d_{iF} / d_t = 100 \text{ A} / \mu s^{(2)}$		3		nC

2. Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2.0%.

# **Typical Characteristics**




Figure 1. On-Region Characteristics




Figure 3. On-Resistance Variation with Temperature




Figure 5. Transfer Characteristics




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage




Figure 4. On-Resistance Variation with Gate-to-Source Voltage




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

# **Typical Characteristics** (Continued)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance Characteristics




Figure 9. Maximum Safe Operating Area




Figure 10. Single-Pulse Maximum Power Dissipation




Figure 11. Transient Thermal Response Curve

Thermal characterization performed using the conditions described on page 1. Transient thermal response will change depending on the circuit board design.

# **Physical Dimension SOT-23 3L** 0.95 2.92±0.20 3 1.40 1.30<sup>+0.20</sup> -0.15 2.20 2 0.60 0.37 (0.29)0.95 → 0.20M A B 1.00 1.90 1.90 LAND PATTERN RECOMMENDATION SEE DETAIL A -1.20 MAX 0.10 (0.93)0.10M C C 2.40±0.30 NOTES: UNLESS OTHERWISE SPECIFIED GAGE PLANE A) REFERENCE JEDEC REGISTRATION TO-236, VARIATION AB, ISSUE H. 0.23 B) ALL DIMENSIONS ARE IN MILLIMETERS. 0.25

- DIMENSIONS ARE INCLUSIVE OF BURRS, MOLD FLASH AND TIE BAR EXTRUSIONS.
- D) DIMENSIONING AND TOLERANCING PER ASME Y14.5M - 1994. SEATING E) DRAWING FILE NAME: MA03DREV10
- **DETAIL A**

(0.55)

0.20 MIN

Figure 12. 3-LEAD, SOT23, JEDEC TO-236, LOW PROFILE

PLANE

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor nessure any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, a

## **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Phone: 421 33 790 2910

Japan Customer Focus Center
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

♦ © Semiconductor Components Industries, LLC

www.onsemi.com

# 单击下面可查看定价,库存,交付和生命周期等信息

>>ON Semiconductor(安森美)