

# MOSFET - Power, Single N-Channel, DFN5/DFNW5 30 V, 6.0 m $\Omega$ , 51 A

## **NVMFS4C310N**

#### **Features**

- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- AEC-Q101 Qualified and PPAP Capable
- NVMFS4C310NWF Wettable Flanks Option for Enhanced Optical Inspection
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant


#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise stated)

Parameter			Symbol	Value	Unit	
Drain-to-Source Voltage			$V_{DSS}$	30	V	
Gate-to-Source Volta	age		$V_{GS}$	±20	V	
Continuous Drain Current Raja		T <sub>A</sub> = 25°C		17	Α	
(Notes 1, 2 and 4)		T <sub>A</sub> = 100°C	I <sub>D</sub>	12		
Power Dissipation $R_{\theta JA}$ (Notes 1, 2 and 4)	Steady	T <sub>A</sub> = 25°C	P <sub>D</sub>	3.5	W	
Continuous Drain Current R <sub>0JC</sub>	State	T <sub>C</sub> = 25°C		51		
(Notes 1, 2, 3 and 4)		T <sub>C</sub> = 100°C	I <sub>D</sub>	36	Α	
Power Dissipation $R_{\theta JC}$ (Notes 1, 2, 3 and 4)		T <sub>C</sub> = 25°C	P <sub>D</sub>	32	W	
Pulsed Drain Current	$T_A = 25^{\circ}C, t_p = 10 \ \mu s$		I <sub>DM</sub>	132	Α	
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>STG</sub>	-55 to +175	°C	
Source Current (Body Diode)			I <sub>S</sub>	21	Α	
Single Pulse Drain-to-Source Avalanche Energy ( $I_L = 25 A_{pk}$ ) (Note 3)			E <sub>AS</sub>	31	mJ	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using 650 mm<sup>2</sup>, 2 oz Cu pad.
- Assumes heat-sink sufficiently large to maintain constant case temperature independent of device power.
- Continuous DC current rating. Maximum current for pulses as long as one second is higher but dependent on pulse duration and duty cycle.

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX	
30 V	6.0 mΩ @ 10 V	51 A	
	9.0 mΩ @ 4.5 V	OIA	




#### **N-CHANNEL MOSFET**

#### MARKING DIAGRAM



DFN5 CASE 488AA

DFNW5 CASE 507BA



4C10N = Specific Device Code for NVMFS4C310N 4C10WF= Specific Device Code of NVMFS4C310NWF

A = Assembly Location

Y = Year
W = Work Week
ZZ = Lot Traceability

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NVMFS4C310NT1G	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFS4C310NWFT1G	DFNW5 (Pb-Free)	1500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{ heta JC}$	4.7	
Junction-to-Ambient - Steady State (Note 5)	$R_{ hetaJA}$	43	°C/W

<sup>5.</sup> Surface-mounted on FR4 board using 650 mm<sup>2</sup>, 2 oz Cu pad.

## **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /				14.5		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C			1.0	
		V <sub>DS</sub> = 24 V	T <sub>J</sub> = 125°C			10	μA 10
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub>	= 20 V			100	nA
ON CHARACTERISTICS (Note 6)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D =$	= 250 μA	1.3		2.2	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				4.7		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 30 A		5.0	6.0	
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 30 A		7.5	9.0	mΩ
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> = 1.5 V, I <sub>D</sub>	= 15 A		43		S
CHARGES AND CAPACITANCES							•
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 15 V			1000		pF
Output Capacitance	C <sub>OSS</sub>				580		
Reverse Transfer Capacitance	C <sub>RSS</sub>				160		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 15 V; I <sub>D</sub> = 30 A			9.7		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>				1.5		
Gate-to-Source Charge	Q <sub>GS</sub>				2.8		
Gate-to-Drain Charge	Q <sub>GD</sub>				4.8		
Gate Plateau Voltage	V <sub>GP</sub>				3.2		V
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 15	5 V; I <sub>D</sub> = 30 A		18.6		nC
SWITCHING CHARACTERISTICS (Note 7)							
Turn-On Delay Time	t <sub>d(ON)</sub>				9.0		
Rise Time	t <sub>r</sub>	Vas = 4.5 V. Vas	s = 15 V.		34		ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$V_{GS} = 4.5 \text{ V}, V_{DS}$ $I_D = 15 \text{ A}, R_G = 10 \text{ A}$	= 3.0 Ω		14		
Fall Time	t <sub>f</sub>				7.0		1
Turn-On Delay Time	t <sub>d(ON)</sub>				7.0		
Rise Time	t <sub>r</sub>	$V_{GS}$ = 10 V, $V_{DS}$ = 15 V, $I_{D}$ = 15 A, $R_{G}$ = 3.0 $\Omega$			26		
Turn-Off Delay Time	t <sub>d(OFF)</sub>				18		ns
Fall Time	t <sub>f</sub>				4.0		1
DRAIN-SOURCE DIODE CHARACTERISTIC	S			-	-		<u>-</u>
Forward Diode Voltage	$V_{SD}$	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		0.80	1.1	
		$I_{S} = 10 \text{ A}$ $T_{J} = 125$			0.67		\ \

## **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Condition		Тур	Max	Unit
DRAIN-SOURCE DIODE CHARACTERISTICS						
Reverse Recovery Time	t <sub>RR</sub>			26.7		
Charge Time	t <sub>a</sub>	V <sub>GS</sub> = 0 V, dI <sub>S</sub> /dt = 100 A/μs,		14.1		ns
Discharge Time	t <sub>b</sub>	$V_{GS}$ = 0 V, $dI_S/dt$ = 100 A/ $\mu$ s, $I_S$ = 30 A		12.6		
Reverse Recovery Charge	Q <sub>RR</sub>			13.7		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 6. Pulse Test: pulse width  $\leq 300~\mu s$ , duty cycle  $\leq 2\%$ . 7. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**




Figure 1. On–Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. V<sub>GS</sub>




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

#### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge

 $T_J = 25^{\circ}C$ 

 $V_{DD} = 15 V$ 

 $V_{GS} = 10 V$  $I_D = 30 A$ 

> 16 18

14




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Thermal Response





0.10

SIDE VIEW

DFN5 5x6, 1.27P (SO-8FL) CASE 488AA ISSUE N

#### **DATE 25 JUN 2018**

#### NOTES:

- DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETER. DIMENSION D1 AND E1 DO NOT INCLUDE
- MOLD FLASH PROTRUSIONS OR GATE BURRS

	MILLIMETERS					
DIM	MIN	NOM	MAX			
Α	0.90	1.00	1.10			
A1	0.00	-	0.05			
b	0.33	0.41	0.51			
С	0.23	0.28	0.33			
D	5.00	5.15	5.30			
D1	4.70	4.90	5.10			
D2	3.80	4.00	4.20			
E	6.00	6.15	6.30			
E1	5.70	5.90	6.10			
E2	3.45	3.65	3.85			
е		1.27 BSC	;			
G	0.51	0.575	0.71			
K	1.20	1.35	1.50			
L	0.51	0.575	0.71			
L1	0.125 REF					
М	3.00	3.40	3.80			
θ	0 °		12 °			

#### **GENERIC MARKING DIAGRAM\***



XXXXXX = Specific Device Code


= Assembly Location Α


= Lot Traceability

Υ = Year W = Work Week

ZZ

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ", may or may not be present. Some products may not follow the Generic Marking.





**DETAIL** A

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Electronic versions are uncontrolled except when accessed directly from the Document Repository. **DOCUMENT NUMBER:** 98AON14036D Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DESCRIPTION:** DFN5 5x6, 1.27P (SO-8FL) **PAGE 1 OF 1** 

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

PIN 1

**IDENTIFIER** 

// 0.10 C

○ 0.10 C



## DFNW5 5x6 (FULL-CUT SO8FL WF)

SEATING PLANE

CASE 507BA **ISSUE A** 



**MILLIMETERS** 

NDM.

1.00

0.41

3.40

MAX.

1.10

0.05

0.51

0.71

1.50

0.71

3.80

12\*



DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
CONTROLLING DIMENSION: MILLIMETERS
DIMENSIONS DI AND EI DO NOT INCLUDE MOLD FLASH,
PROTRUSIONS, OR GATE BURRS.
THIS PACKAGE CONTAINS WETTABLE FLANK DESIGN
FEATURES TO AID IN FILLET FORMATION ON THE LEADS DURING MOUNTING.


DIM

MIN.

0.90


0.00


0.33













3.00

0°








TOP VIEW

SIDE VIEW

DETAIL A





М

θ

#### **GENERIC** MARKING DIAGRAM\*



Α = Assembly Location Υ = Year

W = Work Week 77 = Lot Traceability

XXXXXX = Specific Device Code \*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products

may not follow the Generic Marking.

MOUNTING FOOTPRINT For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques

**DOCUMENT NUMBER:** 98AON26450H

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

Reference Manual, SOLDERRM/D.

**DESCRIPTION:** DFNW5 5x6 (FULL-CUT SO8FL WF) **PAGE 1 OF 1** 

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales



## 单击下面可查看定价,库存,交付和生命周期等信息

>>ON Semiconductor(安森美)