

# 8-Stage Shift/Store Register with Three-State Outputs

## MC14094B

The MC14094B combines an 8-stage shift register with a data latch for each stage and a 3-state output from each latch.

Data is shifted on the positive clock transition and is shifted from the seventh stage to two serial outputs. The  $Q_S$  output data is for use in high-speed cascaded systems. The  $Q_S$  output data is shifted on the following negative clock transition for use in low-speed cascaded systems.

Data from each stage of the shift register is latched on the negative transition of the strobe input. Data propagates through the latch while strobe is high.

Outputs of the eight data latches are controlled by 3-state buffers which are placed in the high-impedance state by a logic Low on Output Enable.

#### **Features**

- 3-State Outputs
- Capable of Driving Two Low-Power TTL Loads or One Low-Power Schottky TTL Load Over the Rated Temperature Range
- Input Diode Protection
- Data Latch
- Dual Outputs for Data Out on Both Positive and Negative Clock Transitions
- Useful for Serial-to-Parallel Data Conversion
- Pin-for-Pin Compatible with CD4094B
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

SOIC-16 D SUFFIX CASE 751B



CASE 948F

#### MARKING DIAGRAMS





SOIC-16

A = Assembly Location
WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week
G or = Pb-Free Indicator

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

#### **MAXIMUM RATINGS** (Voltages Referenced to V<sub>SS</sub>)

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC Supply Voltage Range	-0.5 to +18.0	V
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage Range (DC or Transient)	-0.5 to V <sub>DD</sub> + 0.5	V
I <sub>in</sub> , I <sub>out</sub>	Input or Output Current (DC or Transient) per Pin	±10	mA
P <sub>D</sub>	Power Dissipation, per Package (Note 1)	500	mW
T <sub>A</sub>	Ambient Temperature Range	-55 to +125	°C
T <sub>stg</sub>	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature (8–Second Soldering)	260	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Temperature Derating: "D/DW" Packages: -7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \le (V_{in} \text{ or } V_{out}) \le V_{DD}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD). Unused outputs must be left open.

#### **PIN ASSIGNMENT**



#### **TRUTH TABLE**

	Output		Parallel Outputs Serial Outputs			Outputs	
Clock	Enable	Strobe	Data	Q1	Q <sub>N</sub>	Q <sub>S</sub> *	Q′ <sub>S</sub>
	0	Х	Х	Z	Z	Q7	No Chg.
~	0	Х	Х	Z	Z	No Chg.	Q7
	1	0	Х	No Chg.	No Chg.	Q7	No Chg.
	1	1	0	0	Q <sub>N</sub> -1	Q7	No Chg.
	1	1	1	1	Q <sub>N</sub> -1	Q7	No Chg.
~	1	1	1	No Chg.	No Chg.	No Chg.	Q7

Z = High Impedance X = Don't Care

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC14094BDG	SOIC-16 (Pb-Free)	48 Units / Rail
MC14094BDR2G	SOIC-16 (Pb-Free)	2500 Units / Tape & Reel
NLV14094BDR2G*	SOIC-16 (Pb-Free)	2500 Units / Tape & Reel
MC14094BDTR2G	TSSOP-16 (Pb-Free)	2500 Units / Tape & Reel
NLV14094BDTR2G*	TSSOP-16 (Pb-Free)	2500 Units / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>\*</sup> At the positive clock edge, information in the 7th shift register stage is transferred to Q8 and Q<sub>S</sub>.

<sup>\*</sup>NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

#### **ELECTRICAL CHARACTERISTICS** (Voltages Referenced to V<sub>SS</sub>)

				-55	5°C		25°C		125	5°C	
Characteristic		Symbol	V <sub>DD</sub> Vdc	Min	Max	Min	Typ (Note 2)	Max	Min	Max	Unit
Output Voltage V <sub>in</sub> = V <sub>DD</sub> or 0	"0" Level	V <sub>OL</sub>	5.0 10 15	- - -	0.05 0.05 0.05	- - -	0 0 0	0.05 0.05 0.05	- - -	0.05 0.05 0.05	Vdc
V <sub>in</sub> = 0 or V <sub>DD</sub>	"1" Level	V <sub>OH</sub>	5.0 10 15	4.95 9.95 14.95	- - -	4.95 9.95 14.95	5.0 10 15	- - -	4.95 9.95 14.95	- - -	Vdc
Input Voltage (V <sub>O</sub> = 4.5 or 0.5 Vdc) (V <sub>O</sub> = 9.0 or 1.0 Vdc) (V <sub>O</sub> = 13.5 or 1.5 Vdc)	"0" Level	V <sub>IL</sub>	5.0 10 15	- - -	1.5 3.0 4.0	- - -	2.25 4.50 6.75	1.5 3.0 4.0	- - -	1.5 3.0 4.0	Vdc
$(V_O = 0.5 \text{ or } 4.5 \text{ Vdc})$ $(V_O = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_O = 1.5 \text{ or } 13.5 \text{ Vdc})$	"1" Level	V <sub>IH</sub>	5.0 10 15	3.5 7.0 11	1 1 1	3.5 7.0 11	2.75 5.50 8.25	1 1 1	3.5 7.0 11	- - -	Vdc
Output Drive Current $ (V_{OH} = 2.5 \text{ Vdc}) $ $ (V_{OH} = 4.6 \text{ Vdc}) $ $ (V_{OH} = 9.5 \text{ Vdc}) $ $ (V_{OH} = 13.5 \text{ Vdc}) $	Source	I <sub>OH</sub>	5.0 5.0 10 15	-3.0 -0.64 -1.6 -4.2	- - -	-2.4 -0.51 -1.3 -3.4	-4.2 -0.88 -2.25 -8.8	- - -	-1.7 -0.36 -0.9 -2.4	- - -	mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	Sink	I <sub>OL</sub>	5.0 10 15	0.64 1.6 4.2	- - -	0.51 1.3 3.4	0.88 2.25 8.8	- - -	0.36 0.9 2.4	- - -	mAdc
Input Current		I <sub>in</sub>	15	-	±0.1	-	±0.00001	±0.1	-	±1.0	μAdc
Input Capacitance (V <sub>in</sub> = 0)		C <sub>in</sub>	ı	-	ı	-	5.0	7.5	-	-	pF
Quiescent Current (Per Package)		I <sub>DD</sub>	5.0 10 15	- - -	5.0 10 20	- - -	0.005 0.010 0.015	5.0 10 20	- - -	150 300 600	μAdc
Total Supply Current (Notes (Dynamic plus Quiescer Per Package) (C <sub>L</sub> = 50 pF on all outpu buffers switching)	nt,	I <sub>T</sub>	5.0 10 15			$I_T = ($	1.1 μΑ/kHz) f 14 μΑ/kHz) f 40 μΑ/kHz) f	+ I <sub>DD</sub>			μAdc
3-State Output Leakage C	urrent	I <sub>TL</sub>	15	_	±0.1	-	±0.0001	±0.1	-	±3.0	μΑ

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics for the listed test conditions, unless otherwise in performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

3. The formulas given are for the typical characteristics only at 25°C.

4. To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$$

where:  $I_T$  is in  $\mu A$  (per package),  $C_L$  in pF,  $V = (V_{DD} - V_{SS})$  in volts, f in kHz is input frequency, and k = 0.001.

# 

Characteristic	Symbol	V <sub>DD</sub> Vdc	Min	Typ (Note 6)	Max	Unit
Output Rise and Fall Time	t <sub>TLH</sub> ,					ns
t <sub>TLH</sub> , t <sub>THL</sub> = (1.35 ns/pF) C <sub>L</sub> + 33 ns	t <sub>THL</sub>	5.0	-	100	200	
$t_{TLH}$ , $t_{THL} = (0.6 \text{ ns/pF}) C_L + 20 \text{ ns}$		10	_	50	100	
$t_{TLH}$ , $t_{THL} = (0.4 \text{ ns/pF}) C_L + 20 \text{ ns}$		15	-	40	80	
Propagation Delay Time (Figure 1)	t <sub>PLH</sub> ,					ns
Clock to Serial out QS	t <sub>PHL</sub>					
$t_{PLH}$ , $t_{PHL} = (0.90 \text{ ns/pF}) C_L + 305 \text{ ns}$	71112	5.0	_	350	600	
$t_{PLH}$ , $t_{PHL} = (0.36 \text{ ns/pF}) C_L + 107 \text{ ns}$		10	_	125	250	
$t_{PLH}$ , $t_{PHL} = (0.26 \text{ ns/pF}) C L + 82 \text{ ns}$		15	_	95	190	
τΡ <sub>LH</sub> , τΡ <sub>HL</sub> = (0.20 113/ρ1 ) Ο Ε + 02 113		15		33	130	
Clock to Serial out Q'S						
$t_{PLH}$ , $t_{PHL} = (0.90 \text{ ns/pF}) C_L + 350 \text{ ns}$		5.0	_	230	460	
$t_{PLH}$ , $t_{PHL}$ = (0.36 ns/pF) $C_{L}$ + 149 ns		10	_	110	220	
$t_{PLH}$ , $t_{PHL} = (0.26 \text{ ns/pF}) C_L + 62 \text{ ns}$		15	-	75	150	
Clock to Parallel out		5.0		420	840	
$t_{PLH}$ , $t_{PHL} = (0.90 \text{ ns/pF}) C_L + 375 \text{ ns}$			_			
$t_{PLH}$ , $t_{PHL} = (0.35 \text{ ns/pF}) C_L + 177 \text{ ns}$		10	_	195	390	
$t_{PLH}$ , $t_{PHL} = (0.26 \text{ ns/pF}) C_L + 122 \text{ ns}$		15	_	135	270	
Strobe to Parallel out						
$t_{PLH}$ , $t_{PHL}$ = (0.90 ns/pF) $C_L$ + 245 ns		5.0	_	290	580	
$t_{PLH}$ , $t_{PHL} = (0.36 \text{ ns/pF}) \text{ C L} + 127 \text{ ns}$		10	_	145	290	
$t_{PLH}$ , $t_{PHL} = (0.26 \text{ ns/pF}) C_L + 87 \text{ ns}$		15	_	100	200	
ф <sub>LH</sub> , ф <sub>HL</sub> = (0.20 По/рг ) о <sub>L</sub> т от по						4
Output Enable to Output						
$t_{PHZ}$ , $t_{PZL}$ = (0.90 ns/pF) $C_L$ + 95 ns	t <sub>PHZ</sub> ,	5.0	_	140	280	
$t_{PHZ}$ , $t_{PZL} = (0.36 \text{ ns/PF}) C_L + 57 \text{ ns}$	t <sub>PZL</sub>	10	_	75	150	
$t_{PHZ}$ , $t_{PZL} = (0.26 \text{ ns/pF}) C_L + 42 \text{ ns}$		15	-	55	110	
$t_{PLZ}$ , $t_{PZH} = (0.90 \text{ ns/pF}) C_L + 180 \text{ ns}$	t <sub>PLZ</sub> ,	5.0	_	225	450	1
$t_{PLZ}$ , $t_{PZH} = (0.36 \text{ ns/pF}) C_L + 77 \text{ ns}$	t <sub>PZH</sub>	10	_	95	190	
$t_{PLZ}$ , $t_{PZH} = (0.26 \text{ ns/pF}) C_L + 57 \text{ ns}$	PZH	15	_	70	140	
					1.10	
Setup Time	t <sub>su</sub>	5.0	125	60	-	ns
Data in to Clock		10	55	30	-	
		15	35	20	_	
Hold Time	t <sub>h</sub>	5.0	0	<b>- 40</b>	_	ns
Clock to Data		10	20	<b>- 10</b>	_	
		15	20	0	_	
Clock Pulse Width, High	t <sub>WH</sub>	5.0	200	100	_	ns
, <b>J</b>	.vv	10	100	50	_	
		15	83	40	_	
Clock Rise and Fall Time	t <sub>r(cl)</sub>	5	_	_	15	μs
	t <sub>f(cl)</sub>	10	_	_	5.0	μο
	(CI)	15	_	_	4.0	
Clock Pulse Frequency	f <sub>cl</sub>	5.0	_	2.5	1.25	MHz
Clock I also I requelley	'CI	10	I .	5.0	2.5	1411 12
		15	_	6.0	3.0	
Ctroba Dulga Width						
Strobe Pulse Width	t <sub>WL</sub>	5.0	200	100	_	ns
		10	80	40	_	
		15	70	35	_	

<sup>5.</sup> The formulas given are for the typical characteristics only at 25°C.
6. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

#### **3-STATE TEST CIRCUIT**






Figure 1.

#### **BLOCK DIAGRAM**



## **DYNAMIC TIMING DIAGRAM**







#### SOIC-16 CASE 751B-05 **ISSUE K**

**DATE 29 DEC 2006** 

- NOTES:


  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: MILLIMETER.

  3. DIMENSIONS A AND B DO NOT INCLUDE MOLD DESCRIPTION AND BEAUTION AND BEAUTION AND BEAUTION AND BEAUTION AND BEAUTI

- PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- DIMENSION D DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	9.80	10.00	0.386	0.393	
В	3.80	4.00	0.150	0.157	
C	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050 BSC		
7	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
M	0°	7°	0°	7°	
Р	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	



2. 3. 4. 5. 6. 7. 8. 9. 10.	COLLECTOR BASE EMITTER NO CONNECTION EMITTER BASE COLLECTOR COLLECTOR BASE EMITTER NO CONNECTION	2. 3. 4. 5. 6. 7. 8. 9. 10.	CATHODE ANODE NO CONNECTION CATHODE CATHODE NO CONNECTION ANODE CATHODE CATHODE CATHODE ANODE NO CONNECTION	2. 3. 4. 5. 6. 7. 8. 9. 10.	COLLECTOR, DYE #1 BASE, #1 EMITTER, #1 COLLECTOR, #1 COLLECTOR, #2 BASE, #2 EMITTER, #2 COLLECTOR, #2 COLLECTOR, #3 BASE, #3 EMITTER, #3	2. 3. 4. 5. 6. 7. 8. 9.	COLLECTOR, #3 COLLECTOR, #4 COLLECTOR, #4 COLLECTOR, #4 BASE, #4 EMITTER, #4 BASE, #3	1	
12.	EMITTER BASE		CATHODE CATHODE	12.		12.		BECOM	MMENDED
13. 14.	COLLECTOR	13.	NO CONNECTION	13.	COLLECTOR, #4 BASE, #4	13. 14.	BASE, #2 EMITTER, #2		
15.	EMITTER		ANODE		EMITTER, #4	15.	BASE, #1	SOLDERING	G FOOTPRINT*
16.			CATHODE		COLLECTOR, #4		EMITTER, #1		8X
	002220.0		0,111002		0022201011, #1			L	6.40 <del></del>
STYLE 5:		STYLE 6:		STYLE 7:					0.40
	DRAIN, DYE #1		CATHODE		SOURCE N-CH				16X 1.12 <
2.	DRAIN, #1		CATHODE	2.	COMMON DRAIN (OUTPU	T)			
3.	DRAIN, #2	3.	CATHODE	3.	COMMON DRAIN (OUTPU			<b>1</b>	16
4.	DRAIN, #2	4.	CATHODE	4.	GATE P-CH	•,	1	<i>'</i> ==	
5.	DRAIN, #3	5.	CATHODE	5.	COMMON DRAIN (OUTPU	T)	_		
6.	DRAIN, #3	6.	CATHODE	6.	COMMON DRAIN (OUTPU	T)	16X	<del></del>	
7.	DRAIN, #4	7.	CATHODE	7.	COMMON DRAIN (OUTPU	T)	0.58 <sup>_1</sup>		
8.	DRAIN, #4	8.	CATHODE	8.	SOURCE P-CH				<u> </u>
9.	GATE, #4	9.	ANODE	9.	SOURCE P-CH				
10.	SOURCE, #4	10.	ANODE	10.	COMMON DRAIN (OUTPU		-	<del></del>	<del>_</del>
11.	GATE, #3	11.		11.	COMMON DRAIN (OUTPU				
12.	SOURCE, #3		ANODE	12.	COMMON DRAIN (OUTPU	T)			
13.	GATE, #2	13.		13.	GATE N-CH	_			
14.	SOURCE, #2		ANODE	14.	COMMON DRAIN (OUTPU				. PITCH
15.	GATE, #1		ANODE	15.	COMMON DRAIN (OUTPU	1)			<del>                                    </del>
16.	SOURCE, #1	16.	ANODE	16.	SOURCE N-CH				
								8	9 + +


\*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED"	
DESCRIPTION:	SOIC-16		PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.



**DATE 19 OCT 2006** 




#### NOTES

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT
- EXCEED 0.15 (0.006) PER SIDE.
  DIMENSION B DOES NOT INCLUDE
  INTERLEAD FLASH OR PROTRUSION.
- INTERLEAD FLASH OR PROTRUSION.
  INTERLEAD FLASH OR PROTRUSION SHALL
  NOT EXCEED 0.25 (0.010) PER SIDE.
  DIMENSION K DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABILE DAMBAR
  PROTRUSION SHALL BE 0.08 (0.003) TOTAL
  IN EXCESS OF THE K DIMENSION AT
  MAXIMUM MATERIAL CONDITION.
  TERMINIAL NILMBERS ADE SUCIUMI ECIP.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026 BSC		
Н	0.18	0.28	0.007	0.011	
7	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40	BSC	0.252 BSC		
NA.	00	00	0.0	0	

#### **RECOMMENDED** SOLDERING FOOTPRINT\*



<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **GENERIC** MARKING DIAGRAM\*



= Specific Device Code XXXX Α = Assembly Location

= Wafer Lot L = Year W = Work Week G or • = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASH70247A				A Electronic versions are uncontrolled except when accessed directly from the Document Rel Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1			

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages, onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales



# 单击下面可查看定价,库存,交付和生命周期等信息

>>ON Semiconductor(安森美)