The UC3842B, UC3843B series are high performance fixed frequency current mode controllers. They are specifically designed for Off−Line and DC−DC converter applications offering the designer a cost−effective solution with minimal external components. These integrated circuits feature a trimmed oscillator for precise duty cycle control, a temperature compensated reference, high gain error amplifier, current sensing comparator, and a high current totem pole output ideally suited for driving a power MOSFET.

Also included are protective features consisting of input and reference undervoltage lockouts each with hysteresis, cycle−by−cycle current limiting, programmable output deadtime, and a latch for single pulse metering.

These devices are available in an 8−pin dual−in−line and surface mount (SOIC−8) plastic package as well as the 14−pin plastic surface mount (SOIC−14). The SOIC−14 package has separate power and ground pins for the totem pole output stage.

The UCX842B has UVLO thresholds of 16 V (on) and 10 V (off), ideally suited for off−line converters. The UCX843B is tailored for lower voltage applications having UVLO thresholds of 8.5 V (on) and 7.6 V (off).

Features

- Trimmed Oscillator for Precise Frequency Control
- Oscillator Frequency Guaranteed at 250 kHz
- Current Mode Operation to 500 kHz
- Automatic Feed Forward Compensation
- Latching PWM for Cycle−By−Cycle Current Limiting
- Internally Trimmed Reference with Undervoltage Lockout
- High Current Totem Pole Output
- Undervoltage Lockout with Hysteresis
- Low Startup and Operating Current
- This is a Pb−Free and Halide−Free Device

DATA SHEET

ORDERING INFORMATION

(Top View)

 $\overline{14}$ V_{ref} 13 | NC 12 | V_{CC} <u>11</u> V_C 10 Output GND 9 Power Ground 8

Compensation NC

NC Current Sense

 \circ

NC R_T/C_T $\frac{7}{2}$

Voltage Feedback

See detailed ordering and shipping information in the package dimensions section on page [17](#page-16-0) of this data sheet.

DEVICE MARKING INFORMATION

See general marking information in the device marking section on page [19](#page-18-0) of this data sheet.

© Semiconductor Components Industries, LLC, 2013 **August, 2021 − Rev. 18**

MAXIMUM RATINGS

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. This device series contains ESD protection and exceeds the following tests: Human Body Model 4000 V per JEDEC Standard JESD22-A114B

Machine Model Method 200 V per JEDEC Standard JESD22-A115-A

2. This device contains latch-up protection and exceeds 100 mA per JEDEC Standard JESD78

3. Adjust V_{CC} above the Startup threshold before setting to 15 V.
4. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.
T_{low} = 0°C for UC3842B, UC384

ELECTRICAL CHARACTERISTICS (V_{CC} = 15 V [Note 7], R_T = 10 k, C_T = 3.3 nF. For typical values T_A = 25°C, for min/max values T_A is the operating ambient temperature range that applies [Note 8], unless otherwise noted.)

6. Comparator gain is defined as: $A_V \frac{\Delta V \text{ Output Compensation}}{\Delta V \text{ Current Case from that}}$

V Current Sense Input

7. Adjust V_{CC} above the Startup threshold before setting to 15 V.

8. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible. Tlow = 0°C for UC3842B, UC3843B; −25°C for UC2842B, UC2843B; −40°C for UC3842BV, UC3843BV, UC2843D Thigh = +70°C for UC3842B, UC3843B; +85°C for UC2842B, UC2843B, UC2843D; +105°C for UC3842BV, UC3843BV

Figure 12. Reference Load Regulation Figure 13. Reference Line Regulation

V_{CC}, SUPPLY VOLTAGE (V)

Figure 16. Output Cross Conduction Figure 17. Supply Current versus Supply Voltage

PIN FUNCTION DESCRIPTION

www.onsemi.com

7

Downloaded From [Oneyac.com](https://www.oneyac.com)

OPERATING DESCRIPTION

The UC3842B, UC3843B series are high performance, fixed frequency, current mode controllers. They are specifically designed for Off−Line and DC−to−DC converter applications offering the designer a cost−effective solution with minimal external components. A representative block diagram is shown in Figure [19](#page-9-0).

Oscillator

The oscillator frequency is programmed by the values chosen for the timing components R_T and C_T . It must also be noted that the value of R_T uniquely determines the maximum duty ratio of UC384xx. The oscillator configuration depicting the connection of the timing components to the R_T/C_T pin of the controller is shown in Figure 18. Capacitor C_T gets charged from the V_{ref} source, through resistor R_T to its peak threshold $V_{RT/CT(peak)}$, typically 2.8 V. Upon reaching this peak threshold volage, an internal 8.3 mA current source, I_{dischg}, is enabled and the voltage across C_T begins to decrease. Once the voltage across C_T reaches its valley threshold, $V_{RT/CT(vallev)}$, typically 1.2 V, I_{dischg} turns off. This allows capacitor C_T to charge up again from V_{ref} . This entire cycle repeats, and the resulting waveform on the R_T/C_T pin has a sawtooth shape. Typical waveforms are shown in Figure 20.

The oscillator thresholds are temperature compensated to within ±6% at 50 kHz. Considering the general industry trend of operating switching controllers at higher frequencies, the UC384xx is guaranteed to operate within ±10% at 250 kHz. These internal circuit refinements minimize variations of oscillator frequency and maximum duty ratio.

The charging and discharging times of the timing capacitor C_T are calculated using Equations 1 and 2. These equations do not take into account the propagation delays of the internal comparator. Hence, at higher frequencies, the calculated value of the oscillator frequency differs from the actual value.

$$
t_{\text{RT/CT(chg)}} = R_{\text{T}}C_{\text{T}}\ln\left(\frac{V_{\text{RT/CT(valley)}} - V_{\text{ref}}}{V_{\text{RT/CT(peak)}} - V_{\text{ref}}}\right) \tag{eq. 1}
$$

$$
t_{\text{RT/CT(dischg)}} = R_{\text{T}}C_{\text{T}}\text{ln}\left(\frac{R_{\text{T}}I_{\text{dischg}} + V_{\text{RT/CT(peak)}} - V_{\text{ref}}}{R_{\text{T}}I_{\text{dischg}} + V_{\text{RT/CT(valley)}} - V_{\text{ref}}}\right)_{\text{(eq. 2)}}
$$

The maximum duty ratio, *Dmax* is given by Equation 3.

$$
D_{max} = \frac{t_{\text{RT/CT(chg)}}}{t_{\text{RT/CT(chg)}} + t_{\text{RT/CT(dischg)}}}
$$
(eq. 3)

Substituting Equations 1 and 2 into Equation 3, and after algebraic simplification, we obtain

$$
D_{max}=\frac{ln\left(\frac{V_{\text{RT/CT}\text{(valley)}}-V_{\text{ref}}}{V_{\text{RT/CT}\text{(peak)}}-V_{\text{ref}}}\right)}{ln\left(\frac{V_{\text{RT/CT}\text{(valley)}}-V_{\text{ref}}}{V_{\text{RT/CT}\text{(peak)}}-V_{\text{ref}}}\cdot\frac{R_{T}I_{dischg}+V_{\text{RT/CT}\text{(peak)}}-V_{\text{ref}}}{R_{T}I_{dischg}+V_{\text{RT/CT}\text{(valley)}}-V_{\text{ref}}}\right)}\tag{e q. 4}
$$

Clearly, the maximum duty ratio is determined by the timing resistor R_T . Therefore, R_T is chosen such as to achieve a desired maximum duty ratio. Once R_T has been selected, C_T can now be chosen to obtain the desired switching frequency as per Equation 5.

$$
f=\frac{1}{R_{T}C_{T} \text{ln} \left(\frac{V_{\text{RT/CT (valley)}}-V_{\text{ref}}}{V_{\text{RT/CT (peak)}}-V_{\text{ref}}}\cdot\frac{R_{T}l_{\text{dischg}}+V_{\text{RT/CT (peak)}}-V_{\text{ref}}}{R_{T}l_{\text{dischg}}+V_{\text{RT/CT (valley)}}-V_{\text{ref}}}\right)} \tag{e q. 5}
$$

Figure [2](#page-4-0) shows the frequency and maximum duty ratio variation versus R_T for given values of C_T . Care should be taken to ensure that the absolute minimum value of R_T should not be less than 542 Ω . However, considering a 10% tolerance for the timing resistor, the nearest available standard resistor of 680 Ω is the absolute minimum that can be used to guarantee normal oscillator operation. If a timing resistor smaller than this value is used, then the charging current through the R_T , C_T path will exceed the pulldown (discharge) current and the oscillator will get permanently locked/latched to an undefined state.

In many noise-sensitive applications it may be desirable to frequency-lock the converter to an external system clock. This can be accomplished by applying a clock signal to the circuit shown in Figure [22](#page-11-0). For reliable synchronization, the free-running oscillator frequency should be set about 10% less than the clock frequency. A method for multi-unit synchronization is shown in Figure [23](#page-11-0). By tailoring the clock waveform, accurate Output duty ratio clamping can be achieved.

Figure 18. Oscillator Configuration

Error Amplifier

A fully compensated Error Amplifier with access to the inverting input and output is provided. It features a typical DC voltage gain of 90 dB, and a unity gain bandwidth of 1.0 MHz with 57 degrees of phase margin (Figure [8\)](#page-5-0). The non−inverting input is internally biased at 2.5 V and is not pinned out. The converter output voltage is typically divided down and monitored by the inverting input. The maximum input bias current is -2.0 µA which can cause an output voltage error that is equal to the product of the input bias current and the equivalent input divider source resistance.

The Error Amp Output (Pin 1) is provided for external loop compensation (Figure [33](#page-14-0)). The output voltage is offset by two diode drops (\approx 1.4 V) and divided by three before it connects to the non−inverting input of the Current Sense Comparator. This guarantees that no drive pulses appear at the Output (Pin 6) when pin 1 is at its lowest state (V_{OL}) . This occurs when the power supply is operating and the load is removed, or at the beginning of a soft−start interval (Figures [25,](#page-12-0) [26](#page-12-0)). The Error Amp minimum feedback resistance is limited by the amplifier's source current (0.5 mA) and the required output voltage (V_{OH}) to reach the comparator's 1.0 V clamp level:

$$
R_{f(min)} \approx \frac{3.0 (1.0 V) + 1.4 V}{0.5 mA} = 8800 \ \Omega
$$

Current Sense Comparator and PWM Latch

The UC3842B, UC3843B operate as a current mode controller, whereby output switch conduction is initiated by the oscillator and terminated when the peak inductor current reaches the threshold level established by the Error Amplifier Output/Compensation (Pin 1). Thus the error signal controls the peak inductor current on a cycle−by−cycle basis. The Current Sense Comparator PWM Latch configuration used ensures that only a single pulse

appears at the Output during any given oscillator cycle. The inductor current is converted to a voltage by inserting the ground–referenced sense resistor R_S in series with the source of output switch Q1. This voltage is monitored by the Current Sense Input (Pin 3) and compared to a level derived from the Error Amp Output. The peak inductor current under normal operating conditions is controlled by the voltage at pin 1 where:

$$
I_{pk} = \frac{V_{(Pin\ 1)} - 1.4 \ V}{3 \ R_{S}}
$$

Abnormal operating conditions occur when the power supply output is overloaded or if output voltage sensing is lost. Under these conditions, the Current Sense Comparator threshold will be internally clamped to 1.0 V. Therefore the maximum peak switch current is:

$$
I_{pk(max)} = \frac{1.0 \text{ V}}{R_{S}}
$$

When designing a high power switching regulator it becomes desirable to reduce the internal clamp voltage in order to keep the power dissipation of R_S to a reasonable level. A simple method to adjust this voltage is shown in Figure [24](#page-11-0). The two external diodes are used to compensate the internal diodes, yielding a constant clamp voltage over temperature. Erratic operation due to noise pickup can result if there is an excessive reduction of the $I_{\text{pk(max}}$ clamp voltage.

A narrow spike on the leading edge of the current waveform can usually be observed and may cause the power supply to exhibit an instability when the output is lightly loaded. This spike is due to the power transformer interwinding capacitance and output rectifier recovery time. The addition of an RC filter on the Current Sense Input with a time constant that approximates the spike duration will usually eliminate the instability (refer to Figure [28](#page-12-0)).

Undervoltage Lockout

Two undervoltage lockout comparators have been incorporated to guarantee that the IC is fully functional before the output stage is enabled. The positive power supply terminal (V_{CC}) and the reference output (V_{ref}) are each monitored by separate comparators. Each has built−in hysteresis to prevent erratic output behavior as their respective thresholds are crossed. The V_{CC} comparator upper and lower thresholds are 16 V/10 V for the UCX842B, and 8.4 V/7.6 V for the UCX843B. The V_{ref} comparator upper and lower thresholds are 3.6 V/3.4 V. The large hysteresis and low startup current of the UCX842B makes it ideally suited in off−line converter applications where efficient bootstrap startup techniques are required (Figure [35\)](#page-15-0). The UCX843B is intended for lower voltage DC-to-DC converter applications. A 36 V Zener is connected as a shunt regulator from V_{CC} to ground. Its purpose is to protect the IC from excessive voltage that can occur during system startup. The minimum operating voltage (V_{CC}) for the UCX842B is 11 V and 8.2 V for the UCX843B.

These devices contain a single totem pole output stage that was specifically designed for direct drive of power MOSFETs. It is capable of up to ± 1.0 A peak drive current and has a typical rise and fall time of 50 ns with a 1.0 nF load. Additional internal circuitry has been added to keep the Output in a sinking mode whenever an undervoltage lockout is active. This characteristic eliminates the need for an external pull−down resistor.

The SOIC−14 surface mount package provides separate pins for $V_{\rm C}$ (output supply) and Power Ground. Proper implementation will significantly reduce the level of switching transient noise imposed on the control circuitry. This becomes particularly useful when reducing the $I_{pk(max)}$ clamp level. The separate V_C supply input allows the designer added flexibility in tailoring the drive voltage independent of V_{CC} . A Zener clamp is typically connected to this input when driving power MOSFETs in systems where V_{CC} is greater than 20 V. Figure [27](#page-12-0) shows proper power and control ground connections in a current−sensing power MOSFET application.

Reference

The 5.0 V bandgap reference is trimmed to $\pm 1.0\%$ tolerance at $T_J = 25^{\circ}$ C on the UC284XB, and $\pm 2.0\%$ on the UC384XB. Its primary purpose is to supply charging current to the oscillator timing capacitor. The reference has short− circuit protection and is capable of providing in excess of 20 mA for powering additional control system circuitry.

Design Considerations

Do not attempt to construct the converter on wire−wrap or plug−in prototype boards. High frequency circuit layout techniques are imperative to prevent pulse−width jitter. This is usually caused by excessive noise pick−up imposed on the Current Sense or Voltage Feedback inputs. Noise immunity can be improved by lowering circuit impedances at these points. The printed circuit layout should contain a ground plane with low−current signal and high−current switch and output grounds returning on separate paths back to the input filter capacitor. Ceramic bypass capacitors (0.1 μ F) connected directly to V_{CC}, V_C, and Vref may be required depending upon circuit layout. This provides a low impedance path for filtering the high frequency noise. All high current loops should be kept as short as possible using heavy copper runs to minimize radiated EMI. The Error Amp compensation circuitry and the converter output voltage divider should be located close to the IC and as far as possible from the power switch and other noise−generating components.

Current mode converters can exhibit subharmonic oscillations when operating at a duty cycle greater than 50% with continuous inductor current. This instability is independent of the regulator's closed loop characteristics and is caused by the simultaneous operating conditions of fixed frequency and peak current detecting. Figure [21](#page-11-0)A shows the phenomenon graphically. At t_0 , switch conduction begins, causing the inductor current to rise at a slope of m_1 . This slope is a function of the input voltage divided by the inductance. At t_1 , the Current Sense Input reaches the threshold established by the control voltage. This causes the switch to turn off and the current to decay at a slope of m_2 , until the next oscillator cycle. The unstable condition can be shown if a perturbation is added to the control voltage, resulting in a small ΔI (dashed line). With a fixed oscillator period, the current decay time is reduced, and the minimum current at switch turn–on (t_2) is increased by $\Delta I + \Delta I$ m₂/m₁. The minimum current at the next cycle (t₃) decreases to $(\Delta I + \Delta I \, m_2/m_1)$ (m₂/m₁). This perturbation is multiplied by m_2/m_1 on each succeeding cycle, alternately increasing and decreasing the inductor current at switch turn−on. Several oscillator cycles may be required before the inductor current reaches zero causing the process to commence again. If m_2/m_1 is greater than 1, the converter will be unstable. Figure [21](#page-11-0)B shows that by adding an artificial ramp that is synchronized with the PWM clock to the control voltage, the ΔI perturbation will decrease to zero on succeeding cycles. This compensating ramp $(m₃)$ must have a slope equal to or slightly greater than $m_2/2$ for stability. With $m_2/2$ slope compensation, the average inductor current follows the control voltage, yielding true current mode operation. The compensating ramp can be derived from the oscillator and added to either the Voltage Feedback or Current Sense inputs (Figure [34\)](#page-14-0).

Figure 21. Continuous Current Waveforms

The diode clamp is required if the Sync amplitude is large enough to cause the bottom
side of C_T to go more than 300 mV below ground.

Figure 25. Soft−Start Circuit Figure 26. Adjustable Buffered Reduction of Clamp Level with Soft−Start

Virtually lossless current sensing can be achieved with the implementation of a
SENSEFET power switch. For proper operation during over-current conditions, a
reduction of the l_{pk(max)} clamp level must be implemented. Ref

Series gate resistor R_g will damp any high frequency parasitic oscillations
caused by the MOSFET input capacitance and any series wiring inductance in the gate-source circuit.

Figure 29. MOSFET Parasitic Oscillations

The totem pole output can furnish negative base current for enhanced
transistor turn-off, with the addition of capacitor C₁.

Figure 30. Bipolar Transistor Drive

Figure 31. Isolated MOSFET Drive **Figure 32. Latched Shutdown**

The MCR101 SCR must be selected for a holding of < 0.5 mA @ T_{A(min)}. The simple two
transistor circuit can be used in place of the SCR as shown. All resistors are 10 k.

Error Amp compensation circuit for stabilizing any current mode topology except for boost and flyback converters operating with continuous inductor current.

Error Amp compensation circuit for stabilizing current mode boost and flyback topologies operating with continuous inductor current.

The buffered oscillator ramp can be resistively summed with either the voltage feedback or current sense inputs to provide slope compensation.

Figure 34. Slope Compensation

Figure 35. 27 W Off−Line Flyback Regulator

All outputs are at nominal load currents, unless otherwise noted

Secondary ±12 V: 9 Turns #30 AWG Secondary 5.0 V: 4 Turns (six strands) #26 Hexfiliar Wound Secondary Feedback: 10 Turns #30 AWG (2 strands) Bifiliar Wound Core: Ferroxcube EC35-3C8 Bobbin: Ferroxcube EC35PCB1 Gap: \approx 0.10" for a primary inductance of 1.0 mH

ORDERING INFORMATION

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ORDERING INFORMATION

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

MARKING DIAGRAMS

PDIP−8 N SUFFIX CASE 626

SOIC−14 D SUFFIX CASE 751A

SOIC−8 D1 SUFFIX CASE 751

 $x = 2$ or 3 A = Assembly Location WL, $L = Water Lot$ $YY, Y = Year$ WW, W = Work Week vvvv, vv = vvork vveek
G or = = Pb−Free Package

SENSEFET is a trademark of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries.

 $A =$ Assembly Location
WL = Wafer Lot

- $=$ Wafer Lot
- $YY = Year$
-
- WW = Work Week
- G = Pb−Free Package

*This information is generic. Please refer to device data sheet for actual part marking. device data sneet for actual part markli
Pb−Free indicator, "G" or microdot " ■", may or may not be present.

© Semiconductor Components Industries, LLC, 2019 www.onsemi.com

onsemi

SCALE 1:1

SOIC−8 NB CASE 751−07 ISSUE AK

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

not follow the Generic Marking.

© Semiconductor Components Industries, LLC, 2019 www.onsemi.com

SOIC−8 NB CASE 751−07 ISSUE AK

STYLE 1: PIN 1. EMITTER 2. COLLECTOR 3. COLLECTOR
4. EMITTER **EMITTER** 5. EMITTER
6. BASE 6. BASE
7 RASE 7. BASE 8. EMITTER STYLE 5: PIN 1. DRAIN
2. DRAIN 2. DRAIN
3. DRAIN **DRAIN** 4. DRAIN
5. GATE 5. GATE 6. GATE 7. SOURCE 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON
2. COLLECTOR. DIE #1 2. COLLECTOR, DIE #1 3. COLLECTOR, DIE #2
4. EMITTER. COMMON 4. EMITTER, COMMON
5. EMITTER, COMMON 5. EMITTER, COMMON
6. BASE. DIE #2 6. BASE, DIE #2 7. BASE, DIE #1
8. EMITTER, CO EMITTER, COMMON STYLE 13: PIN 1. N.C.
2. SOU 2. SOURCE
3. SOURCE **SOURCE** 4. GATE
5. DRAIN 5. DRAIN 6. DRAIN
7. DRAIN 7. DRAIN
8. DRAIN **DRAIN** STYLE 17: PIN 1. VCC
2. V2O V₂OUT 3. V1OUT 4. TXE 5. RXE
6 VFF 6. VEE 7. GND ACC STYLE 21: PIN 1. CATHODE 1
2. CATHODE 2 2. CATHODE 2
3 CATHODE 3 CATHODE 3 4. CATHODE 4 5. CATHODE 5
6. COMMON AL 6. COMMON ANODE
7. COMMON ANODE 7. COMMON ANODE CATHODE 6 STYLE 25: PIN 1. VIN 2. N/C 3. REXT 4. GND
5. IOUT 5. IOUT 6. **IOUT**
7. **IOUT** 7. IOUT 8. IOUT STYLE 29: PIN 1. BASE, DIE #1 2. EMITTER, #1 3. BASE, #2 4. EMITTER, #2

STYLE 2: PIN 1. COLLECTOR, DIE, #1
PIN 1. COLLECTOR, #1 2. COLLECTOR, #1
3. COLLECTOR, #2 3. COLLECTOR, #2 4. COLLECTOR, #2 5. BASE, #2 6. EMITTER, $#2$
7 BASE $#1$ 7. BASE, #1 8. EMITTER, #1 STYLE 6: PIN 1. SOURCE
2. DRAIN 2. DRAIN
3. DRAIN **DRAIN** 4. SOURCE
5. SOURCE 5. SOURCE
6. GATE 6. GATE
7. GATE 7. GATE
7. GATE
8. SOUR **SOURCE** STYLE 10: PIN 1. GROUND
2. BIAS 1 BIAS 1 3. OUTPUT
4. GROUND 4. GROUND
5. GROUND 5. GROUND
6. BIAS 2 6. BIAS 2
7. INPUT 7. INPUT
8. GROU GROUND STYLE 14: PIN 1. N–SOURCE
2. N–GATE 2. N−GATE 3. P−SOURCE 4. P−GATE 5. P−DRAIN 6. P−DRAIN 7. N−DRAIN 8. N−DRAIN STYLE 18: PIN 1. ANODE 2. ANODE 3. SOURCE
4. GATE 4. GATE
5. DRAIN 5. DRAIN
6 DRAIN **DRAIN** 7. CATHODE CATHODE STYLE 22: PIN 1. I/O LINE 1
2. COMMON 2. COMMON CATHODE/VCC
3. COMMON CATHODE/VCC COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 COMMON ANODE/GND STYLE 26: PIN 1. GND
2 dv/dt 2. dv/dt 3. ENABLE
4. ILIMIT 4. ILIMIT
5. SOUR 5. SOURCE
6. SOURCE 6. SOURCE 7. SOURCE 8. VCC STYLE 30:
PIN 1. D 1. DRAIN 1.
2. DRAIN 1. 2. DRAIN 1
3. GATE 2 3. GATE 2
4. SOURC 4. SOURCE 2 5. SOURCE 1/DRAIN 2 6. SOURCE 1/DRAIN 2
7. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2

8. GATE 1

STYLE 3: PIN 1. DRAIN, DIE #1 2. DRAIN, #1
3. DRAIN, #2 3. DRAIN, #2
4. DRAIN, #2 4. DRAIN, #2
5. GATE, #2 $GATE, #2$ 6. SOURCE, #2 GATF_{#1} 8. SOURCE, #1 STYLE 7: PIN 1. INPUT
2. EXTER 2. EXTERNAL BYPASS
3. THIRD STAGE SOUR 3. THIRD STAGE SOURCE 4. GROUND 5. DRAIN
6. GATE 3 6. GATE 3 7. SECOND STAGE Vd 8. FIRST STAGE Vd STYLE 11: PIN 1. SOURCE 1
2. GATE 1 GATE 1 3. SOURCE 2 4. GATE 2
5. DRAIN 2 5. DRAIN 2 6. DRAIN 2
7. DRAIN 1 7. DRAIN 1
8. DRAIN 1 DRAIN 1 STYLE 15: PIN 1. ANODE 1
2. ANODE 1 2. ANODE 1
3 ANODE 1 ANODE 1 4. ANODE 1 5. CATHODE, COMMON 6. CATHODE, COMMON 7. CATHODE, COMMON 8. CATHODE, COMMON STYLE 19: PIN 1. SOURCE 1
2. GATE 1 GATE 1 3. SOURCE 2 4. GATE 2
5. DRAIN 2 5. DRAIN 2
6 MIRROB MIRROR₂ 7. DRAIN 1 MIRROR 1 STYLE 23: PIN 1. LINE 1 IN
2. COMMON 2. COMMON ANODE/GND 3. COMMON ANODE/GND 4. LINE 2 IN
5. LINE 2 OU 5. LINE 2 OUT 6. COMMON ANODE/GND
7. COMMON ANODE/GND **7. COMMON ANODE/GND**
8. LINE 1 OUT LINE 1 OUT STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+
5. SOURC 5. SOURCE
6. SOURCE 6. SOURCE
7. SOURCE 7. SOURCE
8 DRAIN **DRAIN**

DATE 16 FEB 2011

STYLE 4: PIN 1. ANODE 2. ANODE
3. ANODE 3. ANODE 4. ANODE
5. ANODE 5. ANODE
5. ANODE
6. ANODE 6. ANODE
7 ANODE 7. ANODE 8. COMMON CATHODE STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2
4. COLLECT 4. COLLECTOR, #2
5. COLLECTOR, #2 5. COLLECTOR, #2
6. EMITTER, #2
7. EMITTER, #1 6. EMITTER, #2 7. EMITTER, #1
8. COLLECTOR COLLECTOR, #1 STYLE 12: PIN 1. SOURCE
2. SOURCE **SOURCE** 3. SOURCE 4. GATE
5. DRAIN 5. DRAIN
6. DRAIN
7. DRAIN **DRAIN** 7. DRAIN
8. DRAIN DRAIN STYLE 16: PIN 1. EMITTER, DIE #1
2. BASE, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2 4. BASE, DIE #2
5. COLLECTOR, 5. COLLECTOR, DIE #2
6. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2
7. COLLECTOR, DIE #1 7. COLLECTOR, DIE #1
8. COLLECTOR, DIE #1 COLLECTOR, DIE #1 STYLE 20: PIN 1. SOURCE (N)
2. GATE (N) GATE (N) 3. SOURCE (P)
4. GATE (P) 4. GATE (P)
5. DRAIN 5. DRAIN
6 DRAIN **DRAIN** 7. DRAIN
8. DRAIN **DRAIN** STYLE 24: PIN 1. BASE
2. EMITT 2. EMITTER
3 COLLECT COLLECTOR/ANODE 4. COLLECTOR/ANODE
5. CATHODE 5. CATHODE 6. CATHODE
7. COLLECT 7. COLLECTOR/ANODE
8. COLLECTOR/ANODE COLLECTOR/ANODE STYLE 28: PIN 1. SW_TO_GND 2. DASIC_OFF 3. DASIC_SW_DET 4. GND
5. V_MC
6. VBUL 5. V_MON 6. VBULK
7. VBULK 7. VBULK 8. VIN

onsemi and ONSEM are trademarks of Semiconductor Components Industries. LLC dba **onsemi** or its subsidiaries in the United States and/or other countries, onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular
purpose, nor does **onsemi** assum special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

© Semiconductor Components Industries, LLC, 2019 www.onsemi.com

5. COLLECTOR, #2
6. COLLECTOR, #2 6. COLLECTOR, #2
6. COLLECTOR, #2
7. COLLECTOR, #1 7. COLLECTOR, #1 COLLECTOR, #1

onsemi

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER: 98ASB42565B DESCRIPTION: Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **SOIC−14 NB PAGE 1 OF 2** onsemi and ONSCMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular
purpose, nor does **onsemi** assum special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

© Semiconductor Components Industries, LLC, 2019 www.onsemi.com

SOIC−14 CASE 751A−03 ISSUE L

DATE 03 FEB 2016

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves
the right to make changes without further notice to

onsemi, ONSOMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at <u>[www.onsemi.com/site/pdf/Patent](https://www.onsemi.com/site/pdf/Patent-Marking.pdf)–Marking.pdf</u>. **onsemi** reserves the right to make changes at any time to any
products or information herein, without notice of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products
and applications using **onsemi** or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates,
and distributors harmless against associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal
Opportunity/Affirmative Action Employer. Thi

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS: **Technical Library:** [www.onsemi.com/design/resources/technical](https://www.onsemi.com/design/resources/technical-documentation)−documentation **onsemi Website:** www.onsemi.com

ONLINE SUPPORT: [www.onsemi.com/support](https://www.onsemi.com/support?utm_source=techdocs&utm_medium=pdf)

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sale

单击下面可查看定价,库存,交付和生命周期等信息

[>>ON Semiconductor\(安森美\)](https://www.oneyac.com/brand/1130.html)