

MOSFET – Power, Single N-Channel, DFN5/DFNW5 60 V, 4.0 m Ω , 100 A

NVMFS5C645NL

Features

- Small Footprint (5x6 mm) for Compact Design
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Q_G and Capacitance to Minimize Driver Losses
- NVMFS5C645NLWF Wettable Flank Option for Enhanced Optical Inspection
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

| Parameter | | | Symbol | Value | Unit |
|---|-------------------------------------|------------------------|-----------------------------------|----------------|------|
| Drain-to-Source Voltage | | | V _{DSS} | 60 | V |
| Gate-to-Source Voltage | | | V _{GS} | ±20 | V |
| Continuous Drain | Steady State | T _C = 25°C | I _D | 100 | Α |
| Current R _{θJC} (Notes 1, 3) | | T _C = 100°C | | 71 | |
| Power Dissipation | | T _C = 25°C | P _D | 79 | W |
| R _{θJC} (Note 1) | | T _C = 100°C | 1 | 40 | |
| Continuous Drain | Steady State | T _A = 25°C | I _D | 22 | Α |
| Current R _{θJA} (Notes 1, 2, 3) | | T _A = 100°C | | 15 | |
| Power Dissipation | | T _A = 25°C | P_{D} | 3.7 | W |
| R _{θJA} (Notes 1 & 2) | | T _A = 100°C | 1 | 1.8 | |
| Pulsed Drain Current | $T_A = 25^{\circ}C, t_p = 10 \mu s$ | | I _{DM} | 820 | Α |
| Operating Junction and Storage Temperature | | | T _J , T _{stg} | -55 to +175 | °C |
| Source Current (Body Diode) | | | I _S | 100 | Α |
| Single Pulse Drain-to-Source Avalanche Energy (I _{L(pk)} = 5 A) | | | E _{AS} | 185 | mJ |
| Lead Temperature for Soldering Purposes (1/8" from case for 10 s) | | | TL | 260 | °C |


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE MAXIMUM RATINGS

| Parameter | Symbol | Value | Unit |
|---|-----------------|-------|------|
| Junction-to-Case - Steady State | $R_{\theta JC}$ | 1.9 | °C/W |
| Junction-to-Ambient - Steady State (Note 2) | $R_{\theta JA}$ | 41 | |

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
- Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.


| V _{(BR)DSS} | R _{DS(ON)} MAX | I _D MAX | |
|----------------------|-------------------------|--------------------|--|
| 60 V | 4.0 mΩ @ 10 V | 400 4 | |
| | 5.7 mΩ @ 4.5 V | 100 A | |



N-CHANNEL MOSFET

MARKING DIAGRAM





5C645L = Specific Device Code A = Assembly Location

Y = Year
W = Work Week
ZZ = Lot Traceability

ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified)

| Parameter | Symbol | Test Condition | | Min | Тур | Max | Unit | |
|--|---|--|------------------------|------|------|-----|-------|--|
| OFF CHARACTERISTICS | | | | | | | | |
| Drain-to-Source Breakdown Voltage | V _{(BR)DSS} | V _{GS} = 0 V, I _D = 250 μA | | 60 | | | V | |
| Drain-to-Source Breakdown Voltage Temperature Coefficient | V _{(BR)DSS} / | | | | 15.5 | | mV/°C | |
| Zero Gate Voltage Drain Current | I _{DSS} | $V_{GS} = 0 V$ | T _J = 25 °C | | | 10 | | |
| | | V _{DS} = 48 V | T _J = 125°C | | | 250 | μΑ | |
| Gate-to-Source Leakage Current | I _{GSS} | $V_{DS} = 0 \text{ V}, V_{GS}$ | s = 20 V | | | 100 | nA | |
| ON CHARACTERISTICS (Note 4) | | | | | | | | |
| Gate Threshold Voltage | V _{GS(TH)} | $V_{GS} = V_{DS}, I_D = 80 \mu A$ | | 1.2 | | 2.0 | V | |
| Threshold Temperature Coefficient | V _{GS(TH)} /T _J | | | | -4.9 | | mV/°C | |
| Drain-to-Source On Resistance | R _{DS(on)} | V _{GS} = 10 V | I _D = 50 A | | 3.3 | 4.0 | 0 | |
| | | V _{GS} = 4.5 V | I _D = 50 A | | 4.6 | 5.7 | mΩ | |
| Forward Transconductance | 9 _{FS} | V _{DS} = 15 V, I _D | = 50 A | | 105 | | S | |
| CHARGES, CAPACITANCES & GATE RES | SISTANCE | | | | | | | |
| Input Capacitance | C _{ISS} | | | | 2200 | | | |
| Output Capacitance | C _{OSS} | V _{GS} = 0 V, f = 1 MHz, V _{DS} = 50 V | | | 900 | | pF | |
| Reverse Transfer Capacitance | C _{RSS} | | | | 17 | | | |
| Total Gate Charge | Q _{G(TOT)} | V _{GS} = 4.5 V, V _{DS} = 30 V; I _D = 50 A | | | 16 | | | |
| Total Gate Charge | Q _{G(TOT)} | V _{GS} = 10 V, V _{DS} = 30 V; I _D = 50 A | | | 34 | | 1 | |
| Threshold Gate Charge | Q _{G(TH)} | V _{GS} = 4.5 V, V _{DS} = 30 V; I _D = 50 A | | | 1.5 | | nC | |
| Gate-to-Source Charge | Q_{GS} | | | | 5.6 | | | |
| Gate-to-Drain Charge | Q_{GD} | | | | 5.1 | | | |
| Plateau Voltage | V_{GP} | | | | 2.8 | | V | |
| SWITCHING CHARACTERISTICS (Note 5) | | | | | | | | |
| Turn-On Delay Time | t _{d(ON)} | V_{GS} = 4.5 V, V_{DS} = 30 V, I_{D} = 50 A, R_{G} = 2.5 Ω | | | 10 | | | |
| Rise Time | t _r | | | | 15 | | - ns | |
| Turn-Off Delay Time | t _{d(OFF)} | | | | 24 | | | |
| Fall Time | t _f | | | | 5.0 | | | |
| DRAIN-SOURCE DIODE CHARACTERIST | ics | | | | | | | |
| Forward Diode Voltage | V_{SD} $V_{GS} = 0 \text{ V},$ $T_{J} = 25^{\circ}\text{C}$ 0.88 1 $T_{J} = 125^{\circ}\text{C}$ 0.78 | $\mathbf{v}_{\mathbf{GS}} = \mathbf{o} \mathbf{v},$ | | 0.88 | 1.2 | | | |
| | | | V | | | | | |
| Reverse Recovery Time | t _{RR} | $V_{GS} = 0 \text{ V, } dI_{S}/dt = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 50 \text{ A}$ | | | 41 | | | |
| Charge Time | t _a | | | | 21 | | ns | |
| Discharge Time | t _b | | | | 20 | | 1 | |
| Reverse Recovery Charge | Q _{RR} | | | | 32 | | nC | |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 5. On-Resistance Variation with **Temperature**


Figure 6. Drain-to-Source Leakage Current vs. Voltage

3.0

3.5

4.0

TYPICAL CHARACTERISTICS






Figure 11. Safe Operating Area

Figure 12. I_{PEAK} vs. Time in Avalanche




Figure 13. Thermal Characteristics

DEVICE ORDERING INFORMATION

| Device | Marking | Package | Shipping [†] |
|---------------------|---------|-------------------------------------|-----------------------|
| NVMFS5C645NLT1G | 5C645L | DFN5 (Pb-Free) | 1500 / Tape & Reel |
| NVMFS5C645NLWFT1G | 645LWF | DFNW5 (Pb-Free, Wettable Flanks) | 1500 / Tape & Reel |
| NVMFS5C645NLT3G | 5C645L | DFN5 (Pb-Free) | 5000 / Tape & Reel |
| NVMFS5C645NLWFT3G | 645LWF | DFNW5 (Pb-Free, Wettable Flanks) | 5000 / Tape & Reel |
| NVMFS5C645NLAFT1G | 5C645L | DFN5 (Pb-Free) | 1500 / Tape & Reel |
| NVMFS5C645NLWFAFT1G | 645LWF | DFN5 (Pb-Free, Wettable Flanks) | 1500 / Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





0.10

SIDE VIEW

DFN5 5x6, 1.27P (SO-8FL) CASE 488AA ISSUE N

DATE 25 JUN 2018

NOTES:

- DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETER. DIMENSION D1 AND E1 DO NOT INCLUDE
- MOLD FLASH PROTRUSIONS OR GATE BURRS

| | MILLIMETERS | | | | |
|-----|-------------|----------|------|--|--|
| DIM | MIN | NOM | MAX | | |
| Α | 0.90 | 1.00 | 1.10 | | |
| A1 | 0.00 | - | 0.05 | | |
| b | 0.33 | 0.41 | 0.51 | | |
| С | 0.23 | 0.28 | 0.33 | | |
| D | 5.00 | 5.15 | 5.30 | | |
| D1 | 4.70 | 4.90 | 5.10 | | |
| D2 | 3.80 | 4.00 | 4.20 | | |
| E | 6.00 | 6.15 | 6.30 | | |
| E1 | 5.70 | 5.90 | 6.10 | | |
| E2 | 3.45 | 3.65 | 3.85 | | |
| е | | 1.27 BSC | | | |
| G | 0.51 | 0.575 | 0.71 | | |
| K | 1.20 | 1.35 | 1.50 | | |
| L | 0.51 | 0.575 | 0.71 | | |
| L1 | 0.125 REF | | | | |
| М | 3.00 | 3.40 | 3.80 | | |
| θ | 0 ° | | 12 ° | | |

GENERIC MARKING DIAGRAM*



XXXXXX = Specific Device Code


= Assembly Location Α

= Lot Traceability

Υ = Year W = Work Week

ZZ

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ", may or may not be present. Some products may not follow the Generic Marking.





DETAIL A

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Electronic versions are uncontrolled except when accessed directly from the Document Repository. **DOCUMENT NUMBER:** 98AON14036D Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DESCRIPTION:** DFN5 5x6, 1.27P (SO-8FL) **PAGE 1 OF 1**

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

PIN 1

IDENTIFIER

// 0.10 C

○ 0.10 C



DFNW5 5x6 (FULL-CUT SO8FL WF)

SEATING PLANE

CASE 507BA **ISSUE A**



MILLIMETERS

NDM.

1.00

0.41

3.40

MAX.

1.10

0.05

0.51

0.71

1.50

0.71

3.80

12*



DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
CONTROLLING DIMENSION: MILLIMETERS
DIMENSIONS DI AND EI DO NOT INCLUDE MOLD FLASH,
PROTRUSIONS, OR GATE BURRS.
THIS PACKAGE CONTAINS WETTABLE FLANK DESIGN
FEATURES TO AID IN FILLET FORMATION ON THE LEADS DURING MOUNTING.


DIM

MIN.

0.90


0.00


0.33













3.00

0°








TOP VIEW

SIDE VIEW

DETAIL A





М

θ

GENERIC MARKING DIAGRAM*



Α = Assembly Location Υ = Year

W = Work Week 77 = Lot Traceability

XXXXXX = Specific Device Code *This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products

may not follow the Generic Marking.

MOUNTING FOOTPRINT For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques

DOCUMENT NUMBER: 98AON26450H

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

Reference Manual, SOLDERRM/D.

DESCRIPTION: DFNW5 5x6 (FULL-CUT SO8FL WF) **PAGE 1 OF 1**

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales



单击下面可查看定价,库存,交付和生命周期等信息

>>ON Semiconductor(安森美)