

$\frac{\text{MOSFET}}{\text{POWERTRENCH}^{\text{@}}}$, 1.8 V_{gs} Specified 20 V, 2 A, 70 m Ω

FDN327N

General Description

This 20 V N-Channel MOSFET uses **onsemi**'s high voltage POWERTRENCH process. It has been optimized for power management applications.

Features

- 2 A, 20 V
 - $R_{DS(on)} = 70 \text{ m}\Omega @ V_{GS} = 4.5 \text{ V}$
 - $R_{DS(on)} = 80 \text{ m}\Omega @ V_{GS} = 2.5 \text{ V}$
 - $R_{DS(on)} = 120 \text{ m}\Omega @ V_{GS} = 1.8 \text{ V}$
- Low Gate Charge (4.5 nC typical)
- Fast Switching Speed
- High Performance Trench Technology for Extremely Low R_{DS(on)}
- This Device is Pb-Free and Halogen Free

Applications


- Load Switch
- Battery Protection
- Power Management

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}C$ unless otherwise noted.

Symbol	Parameter	Ratings	Unit
V _{DSS}	Drain-Source Voltage	20	V
V _{GSS}	Gate-Source Voltage	±8	V
I _D	Drain Current – Continuous (Note 1a) 2		Α
	Drain Current – Pulsed	8	
P _D	Power Dissipation for Single Operation (Note 1a)	0.5	W
	Power Dissipation for Single Operation (Note 1b)	0.46	
T _J , T _{STG}	Operating and Storage Junction Temperature Range	-55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.





SOT-23/SUPERSOT™-23, 3 LEAD, 1.4x2.9 CASE 527AG

MARKING DIAGRAM



327 = Specific Device CodeM = Assemble Operation Month

ORDERING INFORMATION

Device	Package	Shipping [†]
FDN327N	SOT-23-3	3000 /
	(Pb-Free/Halide Free)	Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

FDN327N

THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit
$R_{ heta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	250	°C/W
$R_{ hetaJC}$	Thermal Resistance, Junction-to-Case (Note 1)	75	°C/W

ELECTRICAL CHARACTERISTICS T_A = 25°C unless otherwise noted.

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
OFF CHARA	CTERISTICS					
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0 V, I _D = 250 μA	20	-	-	V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°C	-	12	-	mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 16 V, V _{GS} = 0 V	-	_	1	μΑ
I _{GSSF}	Gate-Body Leakage, Forward	V _{GS} = 8 V, V _{DS} = 0 V	-	_	100	nA
I _{GSSR}	Gate-Body Leakage, Reverse	V _{GS} = -8 V, V _{DS} = 0 V	_	_	-100	nA
ON CHARAC	CTERISTICS (Note 2)		_			
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	0.4	0.7	1.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°C	-	-3	-	mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance	V _{GS} = 4.5 V, I _D = 2.0 A	_	40	70	mΩ
		V _{GS} = 2.5 V, I _D = 1.9 A	_	49	80	
		V _{GS} = 1.8 V, I _D = 1.6 A	_	65	120	
		V _{GS} = 4.5 V, I _D = 2 A, T _J = 125°C	-	55	103	
I _{D(on)}	On-State Drain Current	V _{GS} = 4.5 V, V _{DS} = 5 V	8	_	-	Α
9FS	Forward Transconductance	V _{DS} = 5 V, I _D = 2 A	_	11	-	S
DYNAMIC C	HARACTERISTICS					
C _{iss}	Input Capacitance	V _{DS} = 10 V, V _{GS} = 0 V,	_	423	-	pF
C _{oss}	Output Capacitance	f = 1.0 MHz	_	87	-	
C _{rss}	Reverse Transfer Capacitance		_	48	-	
SWITCHING	CHARACTERISTICS (Note 2)					
t _{d(on)}	Turn-On Delay Time	V _{DD} = 10 V, I _D = 1 A,	_	6	12	ns
t _r	Turn-On Rise Time	$V_{GS} = 4.5 \text{ V}, R_{GEN} = 6 \Omega$	_	6.5	13	
t _{d(off)}	Turn-Off Delay Time	7	_	14	29	
t _f	Turn-Off Fall Time	1	_	2	4	
Qg	Total Gate Charge	V _{DS} = 10 V, I _D = 2 A,	_	4.5	6.3	nC
Q _{gs}	Gate-Source Charge	V _{GS} = 4.5 V	_	0.89	-	
Q _{gd}	Gate-Drain Charge		_	0.95	_	
DRAIN-SOU	RCE DIODE CHARACTERISTICS AND M	IAXIMUM RATINGS				
I _S	Maximum Continuous Drain-Source Dio	Maximum Continuous Drain-Source Diode Forward Current			0.42	Α
V_{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = 0.42 A (Note 2)	-	0.6	1.2	V
	1		<u> </u>			

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTES:

R_{θJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{θJC} is guaranteed by design while R_{θCA} is determined by the user's board design.
 a) 250°C/W when mounted on a 0.02 in² pad of 2 oz. copper.
 b) 270°C/W when mounted on a minimum pad.

2. Pulse Test: Pulse Width $\leq 300~\mu\text{s},~\text{Duty Cycle} \leq 2.0\%$

FDN327N

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics

Figure 2. On–Resistance Variation with Drain Current and Gate Voltage




Figure 3. On-Resistance Variation with Temperature

Figure 4. On–Resistance Variation with Gate–to–Source Voltage

5





Figure 5. Transfer Characteristics

Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

FDN327N

TYPICAL CHARACTERISTICS (continued)



Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.


POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. SUPERSOT is a trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.





SOT-23/SUPERSOT™-23, 3 LEAD, 1.4x2.9 CASE 527AG **ISSUE A**

DATE 09 DEC 2019





NOTES: UNLESS OTHERWISE SPECIFIED


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
 2. ALL DIMENSIONS ARE IN MILLIMETERS.

3.	DIMENSIONS ARE EXCLUSIVE OF BURRS,
	MOLD FLASH AND TIE BAR EXTRUSIONS.

DIM	MIN.	NOM.	MAX.	
Α	0.85	0.95	1.12	
A1	0.00	0.05	0.10	
b	0.370	0.435	0.508	
С	0.085	0.150	0.180	
D	2.80	2.92	3.04	
Е	2.31	2.51	2.71	
E1	1.20	1.40	1.52	
е	0.95 BSC			
e1	1.90 BSC			
L	0.33	0.38	0.43	







LAND PATTERN RECOMMENDATION*

*FOR ADDITIONAL INFORMATION ON OUR Pb-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

GENERIC MARKING DIAGRAM*

XXXM=

XXX = Specific Device Code = Month Code

= Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON34319E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	I: SOT-23/SUPERSOT-23, 3 LEAD, 1.4X2.9		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent_Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales



单击下面可查看定价,库存,交付和生命周期等信息

>>ON Semiconductor(安森美)