

# MOSFET – Power, Single N-Channel 60 V, 21 mΩ, 25 A

# **NVMFS5C682NL**

#### **Features**

- Small Footprint (5x6 mm) for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- NVMFS5C682NLWF Wettable Flank Option for Enhanced Optical Inspection
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V <sub>DSS</sub>	60	V
Gate-to-Source Voltage	Gate-to-Source Voltage			±20	V
Continuous Drain	Steady	T <sub>C</sub> = 25°C	I <sub>D</sub>	25	Α
Current R <sub>θJC</sub> (Notes 1, 3)		T <sub>C</sub> = 100°C		18	
Power Dissipation	State	T <sub>C</sub> = 25°C	$P_{D}$	28	W
R <sub>θJC</sub> (Note 1)		T <sub>C</sub> = 100°C		14	
Continuous Drain	Steady	T <sub>A</sub> = 25°C	I <sub>D</sub>	8.8	Α
Current R <sub>0JA</sub> (Notes 1, 2, 3)		T <sub>A</sub> = 100°C		6.2	
Power Dissipation	State	T <sub>A</sub> = 25°C	P <sub>D</sub>	3.5	W
R <sub>θJA</sub> (Notes 1 & 2)		T <sub>A</sub> = 100°C		1.7	
Pulsed Drain Current	$T_A = 25^\circ$	°C, t <sub>p</sub> = 10 μs	I <sub>DM</sub>	130	Α
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>stg</sub>	-55 to + 175	°C
Source Current (Body Diode)			I <sub>S</sub>	31	Α
Single Pulse Drain-to-Source Avalanche Energy (I <sub>L(pk)</sub> = 1.1 A)			E <sub>AS</sub>	43	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL RESISTANCE MAXIMUM RATINGS


Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State	$R_{\theta JC}$	5.3	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	43	

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
- Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
60 V	21 mΩ @ 10 V	25 A
00 V	31.5 m $\Omega$ @ 4.5 V	237



**N-CHANNEL MOSFET** 



XXXXXX = Specific Device Code

A = Assembly Location

= Year

W = Work Week
ZZ = Lot Traceability

#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.

### **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit	
OFF CHARACTERISTICS	,							
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		60			V	
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /				28		mV/°C	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25 °C			10		
		V <sub>DS</sub> = 60 V	T <sub>J</sub> = 125°C			250	μΑ	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 V, V_{G}$	iS = 20 V			100	nA	
ON CHARACTERISTICS (Note 4)								
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$ , $I_D = 16 \mu A$		1.2		2.0	V	
Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				-4.5		mV/°C	
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 10 A		18	21		
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 10 A		26	31.5	mΩ	
Forward Transconductance	9 <sub>FS</sub>	V <sub>DS</sub> =15 V, I	<sub>D</sub> = 10 A		17		S	
CHARGES AND CAPACITANCES								
Input Capacitance	C <sub>ISS</sub>				410			
Output Capacitance	Coss	V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 25 V			210		pF	
Reverse Transfer Capacitance	C <sub>RSS</sub>				7.0			
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 48 V; I <sub>D</sub> = 10 A			2.5		nC	
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 48 V; I <sub>D</sub> = 10 A			5.0		nC	
Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 48 V; I <sub>D</sub> = 10 A			0.6			
Gate-to-Source Charge	Q <sub>GS</sub>				1.0		nC	
Gate-to-Drain Charge	$Q_{GD}$				0.5			
Plateau Voltage	$V_{GP}$				2.7		V	
SWITCHING CHARACTERISTICS (Note	5)							
Turn-On Delay Time	t <sub>d(ON)</sub>				4.0			
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 10 V, V <sub>Γ</sub>	<sub>DS</sub> = 48 V,		12		]	
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$V_{GS}$ = 10 V, $V_{DS}$ = 48 V, $I_{D}$ = 10 A, $R_{G}$ = 2.5 $\Omega$			12		ns -	
Fall Time	t <sub>f</sub>				1.5			
DRAIN-SOURCE DIODE CHARACTERIS	STICS							
Forward Diode Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		0.9	1.2		
	I <sub>S</sub> = 10 A	T <sub>J</sub> = 125°C		0.8		V		
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 \text{ V, } dI_{S}/dt = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 10 \text{ A}$			18			
Charge Time	t <sub>a</sub>				9.0		ns	
Discharge Time	t <sub>b</sub>				9.0			
Reverse Recovery Charge	$Q_{RR}$				7.0		nC	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Pulse Test: pulse width  $\leq 300~\mu s$ , duty cycle  $\leq 2\%$ .

5. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**




Figure 6. Drain-to-Source Leakage Current

vs. Voltage

Figure 5. On-Resistance Variation with

**Temperature** 

#### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Drain Current vs. Time in Avalanche




Figure 13. Thermal Characteristics

#### **DEVICE ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
NVMFS5C682NLT1G	5C682L	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFS5C682NLWFT1G	682LWF	DFNW5 (Pb-Free, Wettable Flanks)	1500 / Tape & Reel
NVMFS5C682NLT3G	5C682L	DFN5 (Pb-Free)	5000 / Tape & Reel
NVMFS5C682NLWFT3G	682LWF	DFNW5 (Pb-Free, Wettable Flanks)	5000 / Tape & Reel
NVMFS5C682NLAFT1G	5C682L	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFS5C682NLWFAFT1G	682LWF	DFNW5 (Pb-Free, Wettable Flanks)	1500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





0.10

SIDE VIEW

DFN5 5x6, 1.27P (SO-8FL) CASE 488AA ISSUE N

#### **DATE 25 JUN 2018**

#### NOTES:

- DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETER. DIMENSION D1 AND E1 DO NOT INCLUDE
- MOLD FLASH PROTRUSIONS OR GATE BURRS

	MILLIMETERS				
DIM	MIN	NOM	MAX		
Α	0.90	1.00	1.10		
A1	0.00	-	0.05		
b	0.33	0.41	0.51		
С	0.23	0.28	0.33		
D	5.00	5.15	5.30		
D1	4.70	4.90	5.10		
D2	3.80	4.00	4.20		
E	6.00	6.15	6.30		
E1	5.70	5.90	6.10		
E2	3.45	3.65	3.85		
е		1.27 BSC			
G	0.51	0.575	0.71		
K	1.20	1.35	1.50		
L	0.51	0.575	0.71		
L1	0.125 REF				
М	3.00	3.40	3.80		
θ	0 °		12 °		

#### **GENERIC MARKING DIAGRAM\***



XXXXXX = Specific Device Code


= Assembly Location Α

= Lot Traceability

Υ = Year W = Work Week

ZZ

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ", may or may not be present. Some products may not follow the Generic Marking.





**DETAIL** A

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Electronic versions are uncontrolled except when accessed directly from the Document Repository. **DOCUMENT NUMBER:** 98AON14036D Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DESCRIPTION:** DFN5 5x6, 1.27P (SO-8FL) **PAGE 1 OF 1** 

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

PIN 1

**IDENTIFIER** 

// 0.10 C

○ 0.10 C



## DFNW5 5x6 (FULL-CUT SO8FL WF)

SEATING PLANE

CASE 507BA **ISSUE A** 



**MILLIMETERS** 

NDM.

1.00

0.41

3.40

MAX.

1.10

0.05

0.51

0.71

1.50

0.71

3.80

12\*



DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
CONTROLLING DIMENSION: MILLIMETERS
DIMENSIONS DI AND EI DO NOT INCLUDE MOLD FLASH,
PROTRUSIONS, OR GATE BURRS.
THIS PACKAGE CONTAINS WETTABLE FLANK DESIGN
FEATURES TO AID IN FILLET FORMATION ON THE LEADS DURING MOUNTING.


DIM

MIN.

0.90


0.00


0.33













3.00

0°








TOP VIEW

SIDE VIEW

DETAIL A





М

θ

#### **GENERIC** MARKING DIAGRAM\*



Α = Assembly Location Υ = Year

W = Work Week 77 = Lot Traceability

XXXXXX = Specific Device Code \*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products

may not follow the Generic Marking.

MOUNTING FOOTPRINT For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques

**DOCUMENT NUMBER:** 98AON26450H

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

Reference Manual, SOLDERRM/D.

**DESCRIPTION:** DFNW5 5x6 (FULL-CUT SO8FL WF) **PAGE 1 OF 1** 

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales



# 单击下面可查看定价,库存,交付和生命周期等信息

>>ON Semiconductor(安森美)