

September 1983 Revised February 1999

MM74HC175 Quad D-Type Flip-Flop With Clear

General Description

The MM74HC175 high speed D-type flip-flop with complementary outputs utilizes advanced silicon-gate CMOS technology to achieve the high noise immunity and low power consumption of standard CMOS integrated circuits, along with the ability to drive 10 LS-TTL loads.

Information at the \underline{D} inputs of the MM74HC175 is transferred to the Q and \overline{Q} outputs on the positive going edge of the clock pulse. Both true and complement outputs from each flip flop are externally available. All four flip-flops are controlled by a common clock and a common CLEAR. Clearing is accomplished by a negative pulse at the CLEAR input. All four Q outputs are cleared to a logical "0" and all four \overline{Q} outputs to a logical "1."

The 74HC logic family is functionally as well as pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to V_{CC} and ground.

Features

- Typical propagation delay: 15 ns
- Wide operating supply voltage range: 2-6V
- Low input current: 1 µA maximum
- Low quiescent supply current: 80 µA maximum (74HC)
- High output drive current: 4 mA minimum (74HC)

Ordering Code:

| Order Number | Package Number | Package Description |
|--------------|----------------|--|
| MM74HC175M | M16A | 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow |
| MM74HC175SJ | M16D | 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide |
| MM74HC175MTC | MTC16 | 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |
| MM74HC175N | N16E | 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0,300" Wide |

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code

Connection Diagram

Truth Table

| | - | (Each Flip | o-⊢lop |) | |
|---|-------|------------|--------|-----|------|
| | I | nputs | | Out | puts |
| | Clear | Clock | D | ď | œ |
| ſ | L | Х | Х | L | Н |
| | Н | 1 | Н | Н | L |
| | Н | 1 | L | L | Н |
| | Н | L | Х | Q₀ | ₫₀ |

- H = HIGH Level (steady state)
- L = LOW Level (steady state)
- X = Irrelevant
- Transition from LOW-to-HIGH level
- $\mathbf{Q}_0 = \mathsf{The}$ level of Q before the indicated steady-state input conditions were established

© 1999 Fairchild Semiconductor Corporation

 $DS005319.\mathrm{prf}$

www.fairchildsemi.com

Logic Diagram

Absolute Maximum Ratings(Note 1)

(Note 2)

| Supply Voltage (V _{CC}) | -0.5 to +7.0V |
|---|-----------------------------|
| DC Input Voltage (V _{IN}) | -1.5 to $V_{CC} + 1.5V$ |
| DC Output Voltage (V _{OUT}) | -0.5 to V_{CC} +0.5 V |
| Clamp Diode Current (I _{IK} , I _{OK}) | ±20 m A |
| DC Output Current, per pin (I _{OUT}) | ±25 m A |
| DC V _{CC} or GND Current, per pin (I _{CC}) | ±50 m A |
| Storage Temperature Range (T _{STG}) | -65°C to +150°C |
| Power Dissipation (PD) | |
| (Note 3) | 600 m W |
| S.O. Package only | 500 m W |
| Lead Temperature (T _I) | |

Recommended Operating Conditions

| | Min | Max | Units | | | | |
|---|-----|----------|-------|--|--|--|--|
| Supply Voltage (V _{CC}) | 2 | 6 | V | | | | |
| DC Input or Output Voltage | | | | | | | |
| (V_{IN}, V_{OUT}) | 0 | V_{CC} | V | | | | |
| Operating Temperature Range (T_A) | -40 | +85 | °C | | | | |
| Input Rise or Fall Times | | | | | | | |
| $(t_r, t_f) V_{CC} = 2.0V$ | | 1000 | ns | | | | |
| $V_{CC} = 4.5V$ | | 500 | ns | | | | |
| $V_{CC} = 6.0V$ | | 400 | ns | | | | |
| Note 1: Absolute Maximum Ratings are those values beyond which dam- | | | | | | | |

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: –

12 mW/°C from 65°C to 85°C.

DC Electrical Characteristics (Note 4)

(Soldering 10 seconds)

| Symbol | Parameter | Conditions | Vcc | T _A = 25°C | | T _A = -40 to 85°C | T _A = -55 to 125°C | Units |
|-----------------|--------------------|--|------|-----------------------|------|------------------------------|-------------------------------|-------|
| Syllibul | | Conditions | vec | Тур | | Guaranteed Limits | | Units |
| V _{IH} | Minimum HIGH Level | | 2.0V | | 1.5 | 1.5 | 1.5 | ٧ |
| | Input Voltage | | 4.5V | | 3.15 | 3.15 | 3.15 | l v |
| | | | 6.0V | | 4.2 | 4.2 | 4.2 | l v |
| V _{IL} | Maximum LOW Level | | 2.0V | | 0.5 | 0.5 | 0.5 | ٧ |
| | Input Voltage | | 4.5V | | 1.35 | 1.35 | 1.35 | l v |
| | | | 6.0V | | 1.8 | 1.8 | 1.8 | l v |
| V _{OH} | Minimum HIGH Level | $V_{IN} = V_{IH}$ or V_{IL} | | | | | | |
| | Output Voltage | $ I_{OUT} \le 20 \mu A$ | 2.0V | 2.0 | 1.9 | 1.9 | 1.9 | l v |
| | | | 4.5V | 4.5 | 4.4 | 4.4 | 4.4 | l v |
| | | | 6.0V | 6.0 | 5.9 | 5.9 | 5.9 | l v |
| | | $V_{IN} = V_{IH}$ or V_{IL} | | | | | | |
| | | I _{OUT} ≤ 4.0 mA | 4.5V | 4.2 | 3.98 | 3.84 | 3.7 | l v |
| | | I _{OUT} ≤ 5.2 mA | 6.0V | 5.7 | 5.48 | 5.34 | 5.2 | l v |
| V _{OL} | Maximum LOW Level | $V_{IN} = V_{IH}$ or V_{IL} | | | | | | |
| | Output Voltage | $ I_{OUT} \le 20 \mu\text{A}$ | 2.0V | 0 | 0.1 | 0.1 | 0.1 | V |
| | | | 4.5V | 0 | 0.1 | 0.1 | 0.1 | V V |
| | | | 6.0V | 0 | 0.1 | 0.1 | 0.1 | l v |
| | | $V_{IN} = V_{IH}$ or V_{IL} | | | | | | |
| | | I _{OUT} ≤ 4.0 mA | 4.5V | 0.2 | 0.26 | 0.33 | 0.4 | V V |
| | | I _{OUT} ≤ 5.2 mA | 6.0V | 0.2 | 0.26 | 0.33 | 0.4 | l v |
| I _{IN} | Maximum Input | V _{IN} = V _{CC} or GND | 6.0V | | ±0.1 | ±1.0 | ±1.0 | μА |
| | Current | | | | | | | |
| lcc | Maximum Quiescent | V _{IN} = V _{CC} or GND | 6.0V | | 8 | 80 | 160 | μА |
| | Supply Current | $I_{OUT} = 0 \mu A$ | | | | | | |

260°C

Note 4: For a power supply of 5V \pm 10% the worst case output voltages (V_{OH} , and V_{OL}) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V_{IH} and V_{IL} occur at $V_{CC} = 5.5V$ and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst case leakage current (I_{IN} , I_{CC} , and I_{OZ}) occur for CMOS at the higher voltage and so the 6.0V values should be used.

www.fairchildsemi.com

AC Electrical Characteristics

 $V_{CC} = 5V$, $T_A = 25^{\circ}C$, $C_L = 15$ pF, $t_r = t_f = 6$ ns


| Symbol | Parameter | Conditions | Тур | Guaranteed Limit | Units |
|-------------------------------------|--|------------|-----|---------------------|-------|
| f _{MAX} | Maximum Operating Frequency | | 60 | 35 | MHz |
| t _{PHL} , t _{PLH} | Maximum Propagation Delay, Clock to Q or Q | | 15 | 25 | ns |
| t _{PHL} , t _{PLH} | Maximum Propagation Delay, Reset to Q or Q | | 13 | 21 | ns |
| t _{REC} | Minimum Removal Time, Clear to Clock | | | 20 | ns |
| t _S | Minimum Setup Time, Data to Clock | | | 20 | ns |
| t _H | Minimum Hold Time, Data from Clock | | | 0 | ns |
| t _W | Minimum Pulse Width, Clock or Clear | | 10 | 16 | ns |


AC Electrical Characteristics


 V_{CC} = 2.0V to 6.0V, C_L = 50 pF, t_r = t_f = 6 ns (unless otherwise specified)

| Symbol | Parameter | Conditions | v _{cc} | T _A = 25°C | | T _A = -40 to 85°C | T _A = -55 to 125°C | Units |
|-------------------------------------|------------------------|---------------|-----------------|-----------------------|------|------------------------------|-------------------------------|-------|
| Cymbol | | | '' | Тур | | Guaranteed L | imits | |
| f _{MAX} | Maximum Operating | | 2.0V | 12 | 6 | 5 | 4 | MHz |
| | Frequency | | 4.5V | 60 | 30 | 24 | 20 | MHz |
| | | | 6.0V | 70 | 35 | 28 | 24 | MHz |
| t _{PHL} , t _{PLH} | Maximum Propagation | | 2.0V | 80 | 150 | 190 | 225 | ns |
| | Delay, Clock to Q or Q | | 4.5V | 15 | 30 | 38 | 45 | ns |
| | | | 6.0V | 13 | 26 | 32 | 38 | ns |
| t _{PHL} , t _{PLH} | Maximum Propagation | | 2.0V | 64 | 125 | 158 | 186 | ns |
| | Delay, Reset to Q or Q | | 4.5V | 14 | 25 | 32 | 37 | ns |
| | | | 6.0V | 12 | 21 | 27 | 32 | ns |
| t _{REM} | Minimum Removal Time | | 2.0V | | 100 | 125 | 150 | ns |
| | Clear to Clock | | 4.5V | | 20 | 25 | 30 | ns |
| | | | 6.0V | | 17 | 21 | 25 | ns |
| t _S | Minimum Setup Time | | 2.0V | | 100 | 125 | 150 | ns |
| | Data to Clock | | 4.5V | | 20 | 25 | 30 | ns |
| | | | 6.0V | | 17 | 21 | 25 | ns |
| t _H | Minimum Hold Time | | 2.0V | | 0 | 0 | 0 | ns |
| | Data from Clock | | 4.5V | | 0 | 0 | 0 | ns |
| | | | 6.0V | | 0 | 0 | 0 | ns |
| t _W | Minimum Pulse Width | | 2.0V | 30 | 80 | 100 | 120 | ns |
| | Clear or Clock | | 4.5V | 9 | 16 | 20 | 24 | ns |
| | | | 6.0V | 8 | 14 | 17 | 20 | ns |
| t _r , t _f | Maximum Input Rise and | | 2.0V | | 1000 | 1000 | 1000 | ns |
| | Fall Time | | 4.5V | | 500 | 500 | 500 | ns |
| | | | 6.0V | | 400 | 400 | 400 | ns |
| t _{TLH} , t _{THL} | Maximum | | 2.0V | 30 | 75 | 95 | 110 | ns |
| | Output Rise and | | 4.5V | 9 | 15 | 19 | 22 | ns |
| | Fall Time | | 6.0V | 8 | 13 | 16 | 19 | ns |
| C _{PD} | Power Dissipation | (per package) | | 150 | | | | pF |
| | Capacitance (Note 5) | (per package) | | | | | | |
| C _{IN} | Maximum Input | | | 5 | 10 | 10 | 10 | pF |
| | Capacitance | | | | | | | |

Note 5: C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD} \ V_{CC}^2 + I_{CC} \ V_{CC}$, and the no load dynamic current consumption, $I_S = C_{PD} \ V_{CC} + I_{CC}$.







16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

单击下面可查看定价,库存,交付和生命周期等信息

>>ON Semiconductor(安森美)