**ON Semiconductor** 

Is Now

# Onsemi


To learn more about onsemi<sup>™</sup>, please visit our website at <u>www.onsemi.com</u>

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and asfety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi nouses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated w



**ON Semiconductor®** 

# FDS8896 N-Channel PowerTrench<sup>®</sup> MOSFET



## Features

- $r_{DS(on)} = 6.0 m\Omega$ ,  $V_{GS} = 10V$ ,  $I_D = 15A$
- r<sub>DS(on)</sub> = 7.3mΩ, V<sub>GS</sub> = 4.5V, I<sub>D</sub> = 14A
- High performance trench technology for extremely low <sup>r</sup>DS(on)
- Low gate charge
- High power and current handling capability
- RoHS Compliant





# **General Description**

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low  $r_{\text{DS}(\text{on})}$  and fast switching speed.

# Applications

DC/DC converters





©2007 Semiconductor Components Industries, LLC. October-2017, Rev. 2

Publication Order Number: FDS8896/D

1

Symbol		Paran	neter	er		Ratings		Units
DSS	Drain to S	Drain to Source Voltage			30			V
GS	Gate to Source Voltage					±20		V
	Drain Cur	rent						
	Continuou	us ( $T_A = 25^{\circ}C$ , $V_{GS} = 10V$ ,	$R_{\theta JA} = 50^{\circ}C/W$		15			Α
1	Continuou	us (T <sub>A</sub> = 25°C, V <sub>GS</sub> = 4.5V	, R <sub>θJA</sub> = 50°C/W	)	14			Α
	Pulsed					110		Α
AS	Single Pulse Avalanche Energy (Note		te 1)	1)		196		mJ
D	Power dis	sipation				2.5		W
	Derate ab	oove 25°C				20		mW/º
J, T <sub>STG</sub>	Operating	and Storage Temperature	•		-	55 to 150	C	°C
herma	I Chara	cteristics						
R <sub>0JC</sub>	Thermal F	Resistance, Junction to Ca	se (Note 2)		25			°C/W
$R_{ heta JA}$	Thermal F	Resistance, Junction to Am	bient (Note 2a)	,		50		°C/W
θJA	Thermal F	Resistance, Junction to Am	bient (Note 2b)			125		°C/W
•		ng and Ordering		<del>i                                     </del>		i		
Device I	-	Device	Package	Reel Size	Tape			ntity
FDS8	3896	FDS8896	SO-8	330mm	12r	nm	2500	units
lectric	al Char	acteristics T <sub>J</sub> = 25°0	C unless otherwi	se noted		_		
Symbol		Parameter	Test	t Conditions	Min	Тур	Max	Units
ff Chara	cteristic	s						
VDSS	-	Source Breakdown Voltage	$l_{p} = 250 \mu 4$	A, V <sub>GS</sub> = 0V	30	_		V
VDSS	Dialitito C		$V_{\rm DS} = 24V$		-	-	1	v
SS	Zero Gate	Zero Gate Voltage Drain Current			-	-		μA
	-		$V_{00} = 0V$	$T_1 = 150^{\circ}C_1$	-	-	250	
	Gate to S	-	$V_{GS} = 0V$ $V_{CS} = \pm 20$	T <sub>J</sub> = 150 <sup>o</sup> C	-	-	250 ±100	nA
		ource Leakage Current	V <sub>GS</sub> = 0V V <sub>GS</sub> = ±20	•	-	-	250 ±100	nA
	Gate to S	ource Leakage Current		•	-	-		nA
)n Chara	cteristic	ource Leakage Current	V <sub>GS</sub> = ±20	•	- - 1.2			nA V
n Chara	cteristic	ource Leakage Current	V <sub>GS</sub> = ±20	V 3, I <sub>D</sub> = 250μA	-	-	±100	I
/ <sub>GS(TH)</sub>	Gate to S	ource Leakage Current s ource Threshold Voltage	$V_{GS} = \pm 20$ $V_{GS} = V_{DS}$ $I_D = 15A, V_{ID}$ $I_D = 14A, V_{ID}$	V $I_D = 250\mu A$ $V_{GS} = 10V$ $V_{GS} = 4.5V$	- 1.2	-	±100 2.5	V
<b>)n Chara</b> ′ <sub>GS(TH)</sub>	Gate to S	ource Leakage Current	$V_{GS} = \pm 20$ $V_{GS} = V_{DS}$ $I_D = 15A, V_{DS}$ $I_D = 14A, V_{D}$ $I_D = 15A, V_{D}$	V $V_{D} = 250\mu A$ $V_{GS} = 10V$ $V_{GS} = 4.5V$ $V_{GS} = 10V,$	- 1.2 -	- 4.9 5.8	±100 2.5 6.0 7.3	I
)n Chara	Gate to S	ource Leakage Current s ource Threshold Voltage	$V_{GS} = \pm 20$ $V_{GS} = V_{DS}$ $I_D = 15A, V_{ID}$ $I_D = 14A, V_{ID}$	V $V_{D} = 250\mu A$ $V_{GS} = 10V$ $V_{GS} = 4.5V$ $V_{GS} = 10V$ ,	- 1.2 -	- - 4.9	±100 2.5 6.0	V
Dn Chara / <sub>GS(TH)</sub> DS(on)	Gate to S	ource Leakage Current  S  Ource Threshold Voltage  Source On Resistance	$V_{GS} = \pm 20$ $V_{GS} = V_{DS}$ $I_D = 15A, V_{DS}$ $I_D = 14A, V_{D}$ $I_D = 15A, V_{D}$	V $V_{D} = 250\mu A$ $V_{GS} = 10V$ $V_{GS} = 4.5V$ $V_{GS} = 10V$ ,	- 1.2 -	- 4.9 5.8	±100 2.5 6.0 7.3	V
Dn Chara (GS(TH) DS(on) Dynamic	Cteristics Gate to S Drain to S Characte	ource Leakage Current s ource Threshold Voltage Source On Resistance eristics	$V_{GS} = \pm 20$ $V_{GS} = V_{DS}$ $I_D = 15A, V_{DS}$ $I_D = 14A, V_{D}$ $I_D = 15A, V_{D}$	V $V_{D} = 250\mu A$ $V_{GS} = 10V$ $V_{GS} = 4.5V$ $V_{GS} = 10V$ ,	- 1.2 - -	- 4.9 5.8 7.8	±100 2.5 6.0 7.3	V - mΩ
On Chara (GS(TH) DS(on) Oynamic	Cteristics Gate to S Drain to S Characte Input Cap	ource Leakage Current s ource Threshold Voltage Source On Resistance eristics acitance	$V_{GS} = \pm 20$ $V_{GS} = V_{DS}$ $I_D = 15A, V$ $I_D = 14A, V$ $I_D = 15A, V$ $T_J = 150^{\circ}C$ $V_{DS} = 15V$	V $V_{D} = 250\mu A$ $V_{GS} = 10V$ $V_{GS} = 4.5V$ $V_{GS} = 10V$ ,	- 1.2 -	- 4.9 5.8 7.8 2525	±100 2.5 6.0 7.3	V mΩ pF
DS (ON) DS (ON	Cteristics Gate to S Drain to S Characte Input Cap Output Ca	ource Leakage Current  S ource Threshold Voltage Gource On Resistance eristics acitance apacitance	$V_{GS} = \pm 20$ $V_{GS} = V_{DS}$ $I_D = 15A, V$ $I_D = 14A, V$ $I_D = 15A, V$ $T_J = 150^{\circ}C$	V $V_{GS} = 250\mu A$ $V_{GS} = 10V$ $V_{GS} = 4.5V$ $V_{GS} = 10V,$ $V_{GS} = 10V,$	- 1.2	- 4.9 5.8 7.8 2525 490	±100 2.5 6.0 7.3	V mΩ pF
On Chara (GS(TH) DS(on) DS(on) Pynamic COSS COSS CRSS	Cteristics Gate to S Drain to S Characte Input Cap Output Ca Reverse	ource Leakage Current  S ource Threshold Voltage  Cource On Resistance  Pristics  acitance  apacitance  Transfer Capacitance	$V_{GS} = \pm 20$ $V_{GS} = V_{DS}$ $I_D = 15A, V$ $I_D = 14A, V$ $I_D = 15A, V$ $T_J = 150^{\circ}C$ $V_{DS} = 15V$ $f = 1MHz$	V $V_{GS} = 250\mu A$ $V_{GS} = 10V$ $V_{GS} = 4.5V$ $V_{GS} = 10V,$ $V_{GS} = 10V,$ $V_{GS} = 0V,$	- - - - - -	- 4.9 5.8 7.8 2525 490 300	±100 2.5 6.0 7.3 10.1 - - -	V mΩ pF pF
on Chara (GS(TH) DS(on) ynamic CISS COSS CRSS G	Cteristics Gate to S Drain to S Characte Input Cap Output Ca Reverse 1 Gate Res	ource Leakage Current  Source Threshold Voltage  Source On Resistance  Pristics  acitance  apacitance  Transfer Capacitance  istance	$V_{GS} = \pm 20$ $V_{GS} = V_{DS}$ $I_D = 15A, V$ $I_D = 14A, V$ $I_D = 15A, V$ $T_J = 150^{\circ}C$ $V_{DS} = 15V$ $f = 1MHz$ $V_{CS} = 0.5V$	V $V_{GS} = 250 \mu A$ $V_{GS} = 10V$ $V_{GS} = 4.5V$ $V_{GS} = 10V$ , $V_{GS} = 10V$ , $V_{GS} = 0V$ , $V_{GS} = 1MHz$	- - - - - - - 0.6	- 4.9 5.8 7.8 2525 490 300 2.4	±100 2.5 6.0 7.3 10.1 - - - 4.2	V mΩ pF pF Ω
n Chara GS(TH) DS(on) Vynamic ISS OSS RSS G g(TOT)	Cteristics Gate to S Drain to S Characte Input Cap Output Ca Reverse T Gate Res Total Gate	ource Leakage Current  S ource Threshold Voltage  Cource On Resistance  Pristics acitance apacitance Transfer Capacitance istance e Charge at 10V	$V_{GS} = \pm 20$ $V_{GS} = V_{DS}$ $I_D = 15A, V$ $I_D = 14A, V$ $I_D = 15A, V$ $T_J = 150^{\circ}C$ $V_{DS} = 15V$ $f = 1MHz$ $V_{CS} = 0.5V$	V $V_{GS} = 250 \mu A$ $V_{GS} = 10V$ $V_{GS} = 4.5V$ $V_{GS} = 10V$ , $V_{GS} = 10V$ , $V_{GS} = 0V$ , $V_{GS} = 1MHz$	- - - - - - 0.6 -	- 4.9 5.8 7.8 2525 490 300 2.4 50	±100 2.5 6.0 7.3 10.1 - - - 4.2 67	V mΩ pF pF Ω nC
n Chara GS(TH) DS(on) ynamic ISS OSS RSS G g(TOT) g(5)	Cteristics Gate to S Drain to S Characte Input Cap Output Ca Gate Res Total Gate Total Gate	ource Leakage Current  S ource Threshold Voltage Cource On Resistance  Pristics acitance apacitance Transfer Capacitance istance a Charge at 10V C Charge at 5V	$V_{GS} = \pm 20$ $V_{GS} = V_{DS}$ $I_D = 15A, V$ $I_D = 14A, V$ $I_D = 15A, V$ $T_J = 150^{\circ}C$ $V_{DS} = 15V$ $f = 1MHz$ $V_{CS} = 0.5V$	V $V_{GS} = 250 \mu A$ $V_{GS} = 10V$ $V_{GS} = 4.5V$ $V_{GS} = 10V$ , $V_{GS} = 10V$ , $V_{GS} = 0V$ , $V_{GS} = 1MHz$	- - - - - - 0.6 - -	- 4.9 5.8 7.8 2525 490 300 2.4 50 28	±100 2.5 6.0 7.3 10.1 - - 4.2 67 36	V mΩ pF pF pF Ω nC
n Chara GS(TH) DS(on) ynamic ISS OSS RSS G g(TOT) g(5) g(TH)	Cteristics Gate to S Drain to S Characte Input Cap Output Ca Reverse T Gate Res Total Gate Total Gate Threshold	ource Leakage Current  S ource Threshold Voltage Cource On Resistance  Pristics acitance apacitance Transfer Capacitance istance a Charge at 10V Cource at 5V Gate Charge	$V_{GS} = \pm 20$ $V_{GS} = V_{DS}$ $I_D = 15A, V$ $I_D = 14A, V$ $I_D = 15A, V$ $T_J = 150^{\circ}C$ $V_{DS} = 15V$ $f = 1MHz$ $V_{CS} = 0.5V$	V $V_{GS} = 250\mu A$ $V_{GS} = 10V$ $V_{GS} = 4.5V$ $V_{GS} = 10V,$ $V_{GS} = 10V,$ $V_{GS} = 0V,$	- - - - - - - - - - - - - - - - - - -	- 4.9 5.8 7.8 2525 490 300 2.4 50 28 2.5	±100 2.5 6.0 7.3 10.1 - - - 4.2 67	V mΩ pF pF pF Ω nC nC
on Chara GS(TH) DS(on) ynamic USS COSS COSS CSS CSS CSS CSS CSS	Cteristics Gate to S Drain to S Characte Input Cap Output Ca Reverse Gate Res Total Gate Total Gate Thresholo Gate to S	ource Leakage Current  S ource Threshold Voltage Cource On Resistance  S ource On Resistance  S ource Con Resistance  S ource	$V_{GS} = \pm 20$ $V_{GS} = V_{DS}$ $I_D = 15A, V$ $I_D = 14A, V$ $I_D = 15A, V$ $T_J = 150^{\circ}C$ $V_{DS} = 15V$ $f = 1MHz$ $V_{CS} = 0.5V$	V $V_{GS} = 250 \mu A$ $V_{GS} = 10V$ $V_{GS} = 4.5V$ $V_{GS} = 10V$ , $V_{GS} = 10V$ , $V_{GS} = 0V$ , $V_{GS} = 1MHz$	- - - - - - - 0.6 - - - - -	- 4.9 5.8 7.8 2525 490 300 2.4 50 2.8 2.5 7.0	±100 2.5 6.0 7.3 10.1 - - 4.2 67 36	V mΩ pF pF Ω nC nC nC
Dn Chara / <sub>GS(TH)</sub> DS(on)	Cteristics Gate to S Drain to S Characte Input Cap Output Ca Reverse T Gate Res Total Gate Total Gate Threshold Gate to S Gate Cha	ource Leakage Current  S ource Threshold Voltage Cource On Resistance  Pristics acitance apacitance Transfer Capacitance istance a Charge at 10V Cource at 5V Gate Charge	$V_{GS} = \pm 20$ $V_{GS} = V_{DS}$ $I_D = 15A, V$ $I_D = 14A, V$ $I_D = 15A, V$ $T_J = 150^{\circ}C$ $V_{DS} = 15V$ $f = 1MHz$ $V_{CS} = 0.5V$	V $V_{GS} = 250 \mu A$ $V_{GS} = 10V$ $V_{GS} = 4.5V$ $V_{GS} = 10V$ , $V_{GS} = 10V$ , $V_{GS} = 0V$ , $V_{GS} = 1MHz$	- - - - - - - - - - - - - - - - - - -	- 4.9 5.8 7.8 2525 490 300 2.4 50 28 2.5	±100 2.5 6.0 7.3 10.1 - - 4.2 67 36	V mΩ pF pF pF Ω nC nC


Switchi	ng Characteristics (V <sub>GS</sub> = 10	IV)				_
t <sub>ON</sub>	Turn-On Time		-	-	68	ns
t <sub>d(ON)</sub>	Turn-On Delay Time		-	8	-	ns
t <sub>r</sub>	Rise Time	V <sub>DD</sub> = 15V, I <sub>D</sub> = 14A	-	37	-	ns
t <sub>d(OFF)</sub>	Turn-Off Delay Time	$V_{GS} = 10V, R_{GS} = 6.2\Omega$	-	60	-	ns
t <sub>f</sub>	Fall Time		-	24	-	ns
t <sub>OFF</sub>	Turn-Off Time		-	-	126	ns


### **Drain-Source Diode Characteristics**


V <sub>SD</sub>	Source to Drain Diode Voltage	I <sub>SD</sub> = 15A	-	-	1.25	V
		I <sub>SD</sub> = 2.1A	-	-	1.0	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>SD</sub> = 15A, dI <sub>SD</sub> /dt = 100A/μs	-	-	29	ns
Q <sub>RR</sub>	Reverse Recovered Charge	I <sub>SD</sub> = 15A, dI <sub>SD</sub> /dt = 100A/μs	-	-	15	nC


Notes:
1: Starting T<sub>J</sub> = 25°C, L = 1mH, I<sub>AS</sub> = 19.8A, V<sub>DD</sub> = 30V, V<sub>GS</sub> = 10V.
2: R<sub>θJA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>θJC</sub> is guaranteed by design while R<sub>θJA</sub> is determined by the user's board design.
a) 50°C/W when mounted on a 1in<sup>2</sup> pad of 2 oz copper.

b) 125°C/W when mounted on a minimum pad.









FDS8896 N-Channel PowerTrench<sup>®</sup> MOSFET

### Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature,  $T_{JM}$ , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation,  $P_{DM}$ , in an application. Therefore the application's ambient temperature,  $T_A$  (°C), and thermal resistance  $R_{\theta JA}$  (°C/W) must be reviewed to ensure that  $T_{JM}$  is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}}$$
(EQ. 1)

In using surface mount devices such as the SO8 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of  $P_{DM}$  is complex and influenced by many factors:

- Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- 2. The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

ON Semiconductor provides thermal information to assist the design-er's preliminary application evaluation. Figure 21 defines the  $R_{\theta,JA}$  for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary in-formation for calculation of the steady state junction temper-ature or power dissipation. Pulse applications can be evaluated using the ON Semiconductor device Spice thermal model or manually utilizing the normalized maximum transient


thermal impedance curve.


Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2. The area, in square inches is the top copper area including the gate and source pads.


$$R_{\theta JA} = 64 + \frac{26}{0.23 + Area}$$
 (EQ. 2)


The transient thermal impedance  $(Z_{0JA})$  is also effected by varied top copper board area. Figure 22 shows the effect of copper pad area on single pulse transient thermal impedance. Each trace represents a copper pad area in square inches corresponding to the descending list in the graph. Spice and SABER thermal models are provided for each of the listed pad areas.


Copper pad area has no perceivable effect on transient thermal impedance for pulse widths less than 100ms. For pulse widths less than 100ms the transient thermal impedance is determined by the die and package. Therefore, CTHERM1 through CTHERM5 and RTHERM1 through RTHERM5 remain constant for each of the thermal models. A listing of the model component values is available in Table 1.











П

11

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor haves against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death a

### PUBLICATION ORDERING INFORMATION

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

Semiconductor Components Industries, LLC

单击下面可查看定价,库存,交付和生命周期等信息

>>ON Semiconductor(安森美)