# Analog **Multiplexers/Demultiplexers**

The MC14051B, MC14052B, and MC14053B analog multiplexers are digitally-controlled analog switches. The MC14051B effectively implements an SP8T solid state switch, the MC14052B a DP4T, and the MC14053B a Triple SPDT. All three devices feature low ON impedance and very low OFF leakage current. Control of analog signals up to the complete supply voltage range can be achieved.

#### Features

- Triple Diode Protection on Control Inputs
- Switch Function is Break Before Make
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Analog Voltage Range  $(V_{DD} V_{EE}) = 3.0$  to 18 V Note:  $V_{EE}$  must be  $\leq V_{SS}$
- Linearized Transfer Characteristics
- Low-noise  $12 \text{ nV}/\sqrt{\text{Cycle}}$ , f  $\geq 1.0 \text{ kHz}$  Typical
- Pin-for-Pin Replacement for CD4051, CD4052, and CD4053
- For 4PDT Switch, See MC14551B
- For Lower R<sub>ON</sub>, Use the HC4051, HC4052, or HC4053 High-Speed CMOS Devices
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

#### MAXIMUM RATINGS (Voltages Referenced to V<sub>SS</sub>)

$\begin{tabular}{ c c c c } \hline Symbol & Parameter & Value & Unit \\ \hline V_{DD} & DC Supply Voltage Range & -0.5 to +18.0 & V \\ \hline V_{in}, & Input or Output Voltage Range & -0.5 to V_{DD} + 0.5 & V \\ \hline V_{out} & Input or Output Voltage Range & -0.5 to V_{DD} + 0.5 & V \\ \hline V_{out} & Input or Output Voltage Range & -0.5 to V_{DD} + 0.5 & V \\ \hline I_{in} & Input Current (DC or Transient) & +10 & mA \\ \hline I_{SW} & Switch Through Current & \pm 25 & mA \\ \hline P_D & Power Dissipation per Package (Note 1) & 500 & mW \\ \hline T_A & Ambient Temperature Range & -55 to +125 & ^C \\ \hline T_L & Lead Temperature (8–Second Soldering) & 260 & ^C \\ \hline \end{tabular}$								
$ \begin{array}{ c c c c c c } \hline V_{DD} & (Referenced to \ V_{EE}, \ V_{SS} \geq V_{EE}) & & & & & \\ \hline V_{in}, & Input \ or \ Output \ Voltage \ Range \\ (DC \ or \ Transient) \ (Referenced to \ V_{SS} \ for \\ Control \ Inputs \ and \ V_{EE} \ for \ Switch \ I/O) & & & \\ \hline I_{in} & Input \ Current \ (DC \ or \ Transient) & +10 & mA \\ \hline I_{SW} & Switch \ Through \ Current & \pm 25 & mA \\ \hline P_D & Power \ Dissipation \ per \ Package \ (Note \ 1) & 500 & mW \\ \hline T_A & Ambient \ Temperature \ Range & -65 \ to \ +150 & ^C \\ \hline T_{stg} & Storage \ Temperature \ Range & -65 \ to \ +150 & ^C \\ \hline \end{array} $	Symbol	Parameter	Value	Unit				
$ \begin{array}{c c} V_{out} & P_{D} & P_$	V <sub>DD</sub>		-0.5 to +18.0	V				
Image: per Control Pin         per Control Pin           I <sub>SW</sub> Switch Through Current         ±25         mA           P <sub>D</sub> Power Dissipation per Package (Note 1)         500         mW           T <sub>A</sub> Ambient Temperature Range         -55 to +125         °C           T <sub>stg</sub> Storage Temperature Range         -65 to +150         °C		(DC or Transient) (Referenced to V <sub>SS</sub> for	–0.5 to V <sub>DD</sub> + 0.5	V				
PD         Power Dissipation per Package (Note 1)         500         mW           TA         Ambient Temperature Range         -55 to +125         °C           Tstg         Storage Temperature Range         -65 to +150         °C	l <sub>in</sub>		+10	mA				
$T_A$ Ambient Temperature Range-55 to +125°C $T_{stg}$ Storage Temperature Range-65 to +150°C	I <sub>SW</sub>	Switch Through Current	±25	mA				
T <sub>stg</sub> Storage Temperature Range         -65 to +150         °C	PD	Power Dissipation per Package (Note 1)	500	mW				
Sig to be a second s	T <sub>A</sub>	Ambient Temperature Range	-55 to +125	°C				
T <sub>L</sub> Lead Temperature (8–Second Soldering) 260 °C	T <sub>stg</sub>	Storage Temperature Range	-65 to +150	°C				
	TL	Lead Temperature (8–Second Soldering)	260	°C				

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Temperature Derating: "D/DW" Packages: -7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub>, V<sub>EE</sub> or V<sub>DD</sub>). Unused outputs must be left open.





# **ON Semiconductor®**

http://onsemi.com



#### MARKING DIAGRAMS





х


А

G or • = Pb-Free Package

(Note: Microdot may be in either location)

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.



Note: Control Inputs referenced to V<sub>SS</sub>, Analog Inputs and Outputs reference to V<sub>EE</sub>. V<sub>EE</sub> must be  $\leq$  V<sub>SS</sub>.

PIN ASSIGNMENT

_	MC1405	1B			MC1405	2B			MC1405	3B	
X4 [	1●	16	U V <sub>DD</sub>	Y0 [	1•	16	] V <sub>DD</sub>	Y1 [	1•	16	] V <sub>DD</sub>
X6 [	2	15	] X2	Y2 [	2	15	] X2	Y0 [	2	15	ΙY
ХC	3	14	] X1	ΥC	3	14	] X1	Z1 [	3	14	JX
X7 [	4	13	] X0	Y3 [	4	13	] X	z C	4	13	] X1
X5 [	5	12	] X3	Y1 [	5	12	] X0	Z0 [	5	12	] X0
імн [	6	11	11 A	ин [	6	11	] X3	імн [	6	11	A
V <sub>EE</sub> [	7	10	]В V	/ee [	7	10	] A	V <sub>EE</sub> [	7	10	] B
v <sub>ss</sub> [	8	9	]c v	′ss [	8	9	] B	v <sub>ss</sub> [	8	9	] C

#### **ELECTRICAL CHARACTERISTICS**

				-5	5°C	25°C			125°C		
Characteristic	Symbol	V <sub>DD</sub>	Test Conditions	Min	Мах	Min	Typ (Note 2)	Max	Min	Max	Unit
SUPPLY REQUIREMENTS	(Voltages I	Referer	nced to V <sub>EE</sub> )				•				
Power Supply Voltage Range	V <sub>DD</sub>	-	$V_{DD} - 3.0 \ge V_{SS} \ge V_{EE}$	3.0	18	3.0	-	18	3.0	18	V
Quiescent Current Per Package	I <sub>DD</sub>	5.0 10 15	$\begin{array}{l} \mbox{Control Inputs:} \\ \mbox{V}_{in} = \mbox{V}_{SS} \mbox{ or } \mbox{V}_{DD}, \\ \mbox{Switch I/O: } \mbox{V}_{EE} \leq \mbox{V}_{I/O} \leq \\ \mbox{V}_{DD}, \mbox{ and } \mbox{\Delta} \mbox{V}_{switch} \leq \\ \mbox{500 mV} \mbox{ (Note 3)} \end{array}$	_ _ _	5.0 10 20	- - -	0.005 0.010 0.015	5.0 10 20		150 300 600	μΑ
Total Supply Current (Dynamic Plus Quiescent, Per Package	I <sub>D(AV)</sub>	5.0 10 15	$T_A = 25^{\circ}C$ only (The channel component, $(V_{in} - V_{out})/R_{on}$ , is not included.)		Typical	(	(0.07 μΑ/kΗz (0.20 μΑ/kΗz (0.36 μΑ/kΗz	z) f + I <sub>DD</sub>	1		μA
CONTROL INPUTS — INHI	BIT, A, B,	C (Volta	ages Referenced to V <sub>SS</sub> )			-	-	-		-	-
Low–Level Input Voltage	V <sub>IL</sub>	5.0 10 15	R <sub>on</sub> = per spec, I <sub>off</sub> = per spec	_ _ _	1.5 3.0 4.0	- - -	2.25 4.50 6.75	1.5 3.0 4.0		1.5 3.0 4.0	V
High-Level Input Voltage	V <sub>IH</sub>	5.0 10 15	R <sub>on</sub> = per spec, I <sub>off</sub> = per spec	3.5 7.0 11	- - -	3.5 7.0 11	2.75 5.50 8.25	- - -	3.5 7.0 11	- - -	V
Input Leakage Current	l <sub>in</sub>	15	V <sub>in</sub> = 0 or V <sub>DD</sub>	-	±0.1	-	±0.00001	±0.1	-	1.0	μΑ
Input Capacitance	C <sub>in</sub>	-		-	-	-	5.0	7.5	-	-	pF
SWITCHES IN/OUT AND CO	OMMONS	OUT/II	N — X, Y, Z (Voltages Refere	nced to	V <sub>EE</sub> )						
Recommended Peak-to-Peak Voltage Into or Out of the Switch	V <sub>I/O</sub>	_	Channel On or Off	0	V <sub>DD</sub>	0	-	V <sub>DD</sub>	0	V <sub>DD</sub>	V <sub>PP</sub>
Recommended Static or Dynamic Voltage Across the Switch (Note 3) (Figure 5)	$\Delta V_{switch}$	-	Channel On	0	600	0	-	600	0	300	mV
Output Offset Voltage	V <sub>OO</sub>	-	V <sub>in</sub> = 0 V, No Load	-	-	-	10	-	-	-	μV
ON Resistance	R <sub>on</sub>	5.0 10 15	$\begin{array}{l} \Delta V_{\text{switch}} \leq 500 \text{ mV} \\ (\text{Note 3) } V_{\text{in}} = V_{\text{IL}} \text{ or } V_{\text{IH}} \\ (\text{Control}), \text{ and } V_{\text{in}} = \\ 0 \text{ to } V_{\text{DD}} \text{ (Switch)} \end{array}$	- - -	800 400 220	- - -	250 120 80	1050 500 280		1200 520 300	Ω
$\Delta$ ON Resistance Between Any Two Channels in the Same Package	$\Delta R_{on}$	5.0 10 15		- - -	70 50 45	- - -	25 10 10	70 50 45		135 95 65	Ω
Off–Channel Leakage Current (Figure 10)	I <sub>off</sub>	15	V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub> (Control) Channel to Channel or Any One Channel	-	±100	-	±0.05	±100	-	±1000	nA
Capacitance, Switch I/O	C <sub>I/O</sub>	-	Inhibit = V <sub>DD</sub>	-	-	-	10	-	-	-	pF
Capacitance, Common O/I	C <sub>O/I</sub>	-	Inhibit = V <sub>DD</sub> (MC14051B) (MC14052B) (MC14053B)	- - -	- - -		60 32 17	- - -		- - -	pF
Capacitance, Feedthrough (Channel Off)	C <sub>I/O</sub>		Pins Not Adjacent Pins Adjacent	-	-	-	0.15 0.47	_ _		_ _	pF

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


2. Data labeled "Typ" is not to be used for design purposes, but is intended as an indication of the IC's potential performance.

For voltage drops across the switch (\(\Delta V\_{switch}\)) > 600 mV (> 300 mV at high temperature), excessive V<sub>DD</sub> current may be drawn, i.e. the current out of the switch may contain both V<sub>DD</sub> and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded. (See first page of this data sheet.)

ELECTRICAL CHARACTERISTICS	(Note 4) (C <sub>L</sub> = 50 pF, T <sub>A</sub> = 25°C) (V <sub>EE</sub> $\leq$ V <sub>SS</sub> unless otherwise in	ndicated)
----------------------------	--	-----------

Characteristic	Symbol	V <sub>DD</sub> – V <sub>EE</sub> Vdc	Typ (Note 5) All Types	Max	Unit
Propagation Delay Times (Figure 6) Switch Input to Switch Output (R <sub>L</sub> = 1 kΩ) MC14051	t <sub>PLH</sub> , t <sub>PHL</sub>				ns
t <sub>PLH</sub> , t <sub>PHL</sub> = (0.17 ns/pF) C <sub>L</sub> + 26.5 ns		5.0	35	90	
$t_{PLH}$ , $t_{PHL}$ = (0.08 ns/pF) C <sub>L</sub> + 11 ns $t_{PLH}$ , $t_{PHL}$ = (0.06 ns/pF) C <sub>L</sub> + 9.0 ns		10 15	15 12	40 30	
MC14052					ns
t <sub>PLH</sub> , t <sub>PHL</sub> = (0.17 ns/pF) C <sub>L</sub> + 21.5 ns		5.0	30	75	
t <sub>PLH</sub> , t <sub>PHL</sub> = (0.08 ns/pF) C <sub>L</sub> + 8.0 ns t <sub>PLH</sub> , t <sub>PHL</sub> = (0.06 ns/pF) C <sub>L</sub> + 7.0 ns		10 15	12 10	30 25	
MC14053					ns
$t_{PLH}$ , $t_{PHL} = (0.17 \text{ ns/pF}) C_{L} + 16.5 \text{ ns}$		5.0	25	65	1
$t_{PLH}$ , $t_{PHL}$ = (0.08 ns/pF) C <sub>L</sub> + 4.0 ns $t_{PLH}$ , $t_{PHL}$ = (0.06 ns/pF) C <sub>L</sub> + 3.0 ns		10 15	8.0 6.0	20 15	
Inhibit to Output ( $R_L = 10 \text{ k}\Omega$ , $V_{EE} = V_{SS}$ ) Output "1" or "0" to High Impedance, or High Impedance to "1" or "0" Level	t <sub>PHZ</sub> , t <sub>PLZ</sub> , t <sub>PZH</sub> , t <sub>PZL</sub>				ns
MC14051B		5.0	350	700	
		10 15	170 140	340 280	
MC14052B		5.0	300	600	ns
		10 15	155 125	310 250	
MC14053B		5.0	275	550	ns
		10 15	140 110	280 220	
Control Input to Output ( $R_L = 1 k\Omega$ , $V_{EE} = V_{SS}$ )	t <sub>PLH</sub> , t <sub>PHL</sub>				ns
MC14051B		5.0	360	720	
		10 15	160 120	320 240	
MC14052B		5.0	325	650	ns
		10 15	130 90	260 180	
MC14053B		5.0	300	600	ns
		10	120	240	1
Pagand Llarmonia Distortion		15 10	80	160	%
econd Harmonic Distortion ( $R_L = 10K\Omega$ , f = 1 kHz) V <sub>in</sub> = 5 V <sub>PP</sub>	-	10	0.07	-	%
Bandwidth (Figure 7) (R <sub>L</sub> = 50 Ω, V <sub>in</sub> = 1/2 (V <sub>DD</sub> -V <sub>EE</sub> ) p–p, C <sub>L</sub> = 50pF 20 Log (V <sub>out</sub> /V <sub>in</sub> ) = - 3 dB)	BW	10	17	_	MH
Dff Channel Feedthrough Attenuation (Figure 7) $R_L = 1K\Omega$ , $V_{in} = 1/2$ ( $V_{DD} - V_{EE}$ ) p-p $f_{in} = 4.5$ MHz — MC14051B $f_{in} = 30$ MHz — MC14052B $f_{in} = 55$ MHz — MC14053B	-	10	-50	_	dB
Channel Separation (Figure 8) ( $R_L = 1 \ k\Omega$ , $V_{in} = 1/2 \ (V_{DD} - V_{EE}) \ p - p$ , $f_{in} = 3.0 \ MHz$	-	10	-50	-	dB
Crosstalk, Control Input to Common O/I (Figure 9) ( $R_1 = 1 \ k\Omega$ , $R_L = 10 \ k\Omega$ Control t <sub>TLH</sub> = t <sub>THL</sub> = 20 ns, Inhibit = V <sub>SS</sub> )	-	10	75	-	m∨

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
4. The formulas given are for the typical characteristics only at 25°C.
5. Data labelled "Typ" is not lo be used for design purposes but In intended as an indication of the IC's potential performance.



**Figure 1. Switch Circuit Schematic** 

TRUTH TABLE										
Cont	Control Inputs									
	S	elec	t		ON S	witche	S			
Inhibit	<b>C</b> *	В	Α	MC14051B	MC14	4052B	M	C1405	3B	
0	0	0	0	X0	Y0	X0	Z0	Y0	X0	
0	0	0	1	X1	Y1	X1	Z0	Y0	X1	
0	0	1	0	X2	Y2	X2	Z0	Y1	X0	
0	0	1	1	X3	Y3	Х3	Z0	Y1	X1	
0	1	0	0	X4			Z1	Y0	X0	
0	1	0	1	X5			Z1	Y0	X1	
0	1	1	0	X6			Z1	Y1	X0	
0	1	1	1	X7			Z1	Y1	X1	
1	х	х	х	None	No	one		None		

\*Not applicable for MC14052 x = Don't Care




Figure 3. MC14052B Functional Diagram





Figure 2. MC14051B Functional Diagram





#### **TEST CIRCUITS**




Figure 5.  $\Delta V$  Across Switch





Figure 6. Propagation Delay Times, Control and Inhibit to Output






Figure 7. Bandwidth and Off–Channel Feedthrough Attenuation





Figure 8. Channel Separation (Adjacent Channels Used For Setup)





NOTE: See also Figures 7 and 8 in the MC14016B data sheet.






Figure 10. Off Channel Leakage



#### **TYPICAL RESISTANCE CHARACTERISTICS**



#### APPLICATIONS INFORMATION

Figure A illustrates use of the on-chip level converter detailed in Figures 2, 3, and 4. The 0-to-5 V Digital Control signal is used to directly control a 9  $V_{p-p}$  analog signal.

The digital control logic levels are determined by  $V_{DD}$ and  $V_{SS}$ . The  $V_{DD}$  voltage is the logic high voltage; the  $V_{SS}$ voltage is logic low. For the example,  $V_{DD} = +5$  V = logic high at the control inputs;  $V_{SS} = GND = 0$  V = logic low.

The maximum analog signal level is determined by  $V_{DD}$ and  $V_{EE}$ . The  $V_{DD}$  voltage determines the maximum recommended peak above  $V_{SS}$ . The  $V_{EE}$  voltage determines the maximum swing below  $V_{SS}$ . For the example,  $V_{DD} - V_{SS} = 5$  V maximum swing above  $V_{SS}$ ;  $V_{SS} - V_{EE} = 5$  V maximum swing below  $V_{SS}$ . The example shows a ±4.5 V signal which allows a 1/2 volt margin at each peak. If voltage transients above  $V_{DD}$  and/or below  $V_{EE}$  are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure B. These diodes should be small signal types able to absorb the maximum anticipated current surges during clipping.

The *absolute* maximum potential difference between  $V_{DD}$  and  $V_{EE}$  is 18.0 V. Most parameters are specified up to 15 V which is the *recommended* maximum difference between  $V_{DD}$  and  $V_{EE}$ .

Balanced supplies are not required. However,  $V_{SS}$  must be greater than or equal to  $V_{EE}$ . For example,  $V_{DD} = +10$  V,  $V_{SS} = +5$  V, and  $V_{EE} - 3$  V is acceptable. See the Table below.




Figure B. External Germanium or Schottky Clipping Diodes

#### POSSIBLE SUPPLY CONNECTIONS

V <sub>DD</sub> In Volts	V <sub>SS</sub> In Volts	V <sub>EE</sub> In Volts	Control Inputs Logic High/Logic Low In Volts	Maximum Analog Signal Range In Volts
+8	0	-8	+8/0	+8 to $-8 = 16 V_{p-p}$
+5	0	-12	+5/0	+5 to $-12 = 17 V_{p-p}$
+5	0	0	+5/0	+5 to 0 = 5 $V_{p-p}$
+5	0	-5	+5/0	+5 to –5 = 10 V <sub>p–p</sub>
+10	+5	-5	+10/ +5	+10 to $-5 = 15 V_{p-p}$

#### **ORDERING INFORMATION**


Device	Package	Shipping <sup>†</sup>
MC14051BDG	SOIC-16 (Pb-Free)	48 Units / Rail
NLV14051BDG*	SOIC-16 (Pb-Free)	48 Units / Rail
MC14051BDR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel
NLV14051BDR2G*	SOIC-16 (Pb-Free)	2500 / Tape & Reel
MC14051BDTR2G	TSSOP-16 (Pb-Free)	2500 / Tape & Reel
NLV14051BDTR2G*	TSSOP-16 (Pb-Free)	2500 / Tape & Reel
MC14052BDG	SOIC-16 (Pb-Free)	48 Units / Rail
NLV14052BDG*	SOIC-16 (Pb-Free)	48 Units / Rail
MC14052BDR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel
NLV14052BDR2G*	SOIC-16 (Pb-Free)	2500 / Tape & Reel
MC14052BDTR2G	TSSOP-16 (Pb-Free)	2500 / Tape & Reel
NLV14052BDTR2G*	TSSOP-16 (Pb-Free)	2500 / Tape & Reel
	1	
MC14053BDG	SOIC-16 (Pb-Free)	48 Units / Rail
NLV14053BDG*	SOIC-16 (Pb-Free)	48 Units / Rail
NO4 405000000	0010_10	0500 / Tana 0 Daal

	(1 5-1100)	
MC14053BDR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel
NLV14053BDR2G*	SOIC-16 (Pb-Free)	2500 / Tape & Reel
MC14053BDTR2G	TSSOP-16 (Pb-Free)	2500 / Tape & Reel
NLV14053BDTR2G*	TSSOP-16 (Pb-Free)	2500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
 \*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP

Capable.

#### PACKAGE DIMENSIONS



DIMENSIONING AND TOLERANCING PER ANSI

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.


4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE

5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. 5. TERMINAL NUMBERS ARE SHOWN FOR 6.

ELEMINAL DUMELS AND A LEASE AND A LEA


	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026 BSC		
Н	0.18	0.28	0.007	0.011	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
Κ	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40		0.252	BSC	
М	0 °	8 °	0 °	8 °	

**SOLDERING FOOTPRINT\*** 



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the use are gistered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at tww.onsemi.com/site/pdt/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any such unintended or unauthorized application. Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

单击下面可查看定价,库存,交付和生命周期等信息

>>ON Semiconductor(安森美)