MC14175B

Quad Type D Flip-Flop

The MC14175B quad type D flip—flop is constructed with MOS P—channel and N—channel enhancement mode devices in a single monolithic structure. Each of the four flip—flops is positive—edge triggered by a common clock input (C). An active—low reset input (R) asynchronously resets all flip—flops. Each flip—flop has independent Data (D) inputs and complementary outputs (Q and Q). These devices may be used as shift register elements or as type T flip—flops for counter and toggle applications.

Features

- Complementary Outputs
- Static Operation
- All Inputs and Outputs Buffered
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Output Compatible with Two Low-Power TTL Loads or One Low-Power Schottky TTL Load
- Functional Equivalent to TTL 74175
- These Devices are Pb-Free and are RoHS Compliant
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable*

MAXIMUM RATINGS (Voltages Referenced to V_{SS})

Parameter	Symbol	Value	Unit
DC Supply Voltage Range	V_{DD}	-0.5 to +18.0	V
Input or Output Voltage Range (DC or Transient)	V _{in} , V _{out}	-0.5 to V _{DD} + 0.5	٧
Input or Output Current (DC or Transient) per Pin	I _{in} , I _{out}	±10	mA
Power Dissipation per Package (Note 1)	P _D	500	mW
Ambient Temperature Range	T _A	-55 to +125	°C
Storage Temperature Range		-65 to +150	°C
Lead Temperature (8–Second Soldering)		260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Temperature Derating: "D/DW" Packages: $-7.0 \text{ mW/}^{\circ}\text{C}$ From 65°C To 125°C This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.



ON Semiconductor®

http://onsemi.com





SOIC-16 D SUFFIX CASE 751B SOEIAJ-16 F SUFFIX CASE 966

PIN ASSIGNMENT

R [1●	16	
Q0 [2	15] Q3
Q0 [3	14] Q3
D0 [4	13	D3
D1 [5	12	D2
Q1 [6	11] Q2
Q1 [7	10] Q2
v _{ss} [8	9] C

MARKING DIAGRAMS





SOIC-16

SOEIAJ-16

A = Assembly Location

WL, L = Wafer Lot YY, Y = Year WW, W = Work Week G = Pb-Free Package

ORDERING INFORMATION

Device	Package	Shipping [†]
MC14175BDG	SOIC-16 (Pb-Free)	48 Units/Rail
MC14175BDR2G	SOIC-16 (Pb-Free)	2500/Tape & Reel
NLV14175BDR2G*	SOIC-16 (Pb-Free)	2500/Tape & Reel
MC14175BFELG	SOEIAJ-16 (Pb-Free)	2000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

TRUTH TABLE

	Inputs		Out		
Clock	Data	Reset	Q	Q	
	0	1	0	1	
	1	1	1	0	N.
~	Х	1	Q	Q	No Change
Х	X	0	0	1	Change






Figure 1. Block Diagram




Figure 2. Timing Diagram




Figure 3. Functional Block Diagram

MC14175B

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

				-55	-55°C 25°C			125	5°C		
Characteristic		Symbol	V _{DD} Vdc	Min	Max	Min	Typ (Note 2)	Max	Min	Max	Unit
Output Voltage V _{in} = V _{DD} or 0	"0" Level	V _{OL}	5.0 10 15	- - -	0.05 0.05 0.05	- - -	0 0 0	0.05 0.05 0.05	- - -	0.05 0.05 0.05	Vdc
V _{in} = 0 or V _{DD}	"1" Level	V _{OH}	5.0 10 15	4.95 9.95 14.95	- - -	4.95 9.95 14.95	5.0 10 15	- - -	4.95 9.95 14.95	- - -	Vdc
Input Voltage (V _O = 4.5 or 0.5 Vdc) (V _O = 9.0 or 1.0 Vdc) (V _O = 13.5 or 1.5 Vdc)	"0" Level	V _{IL}	5.0 10 15	- - -	1.5 3.0 4.0	- - -	2.25 4.50 6.75	1.5 3.0 4.0	- - -	1.5 3.0 4.0	Vdc
$(V_O = 0.5 \text{ or } 4.5 \text{ Vdc})$ $(V_O = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_O = 1.5 \text{ or } 13.5 \text{ Vdc})$	"1" Level	V _{IH}	5.0 10 15	3.5 7.0 11	1 1 1	3.5 7.0 11	2.75 5.50 8.25	111	3.5 7.0 11	1 1 1	Vdc
Output Drive Current $(V_{OH} = 2.5 \text{ Vdc})$ $(V_{OH} = 4.6 \text{ Vdc})$ $(V_{OH} = 9.5 \text{ Vdc})$ $(V_{OH} = 13.5 \text{ Vdc})$	Source	ІОН	5.0 5.0 10 15	-3.0 -0.64 -1.6 -4.2		-2.4 -0.51 -1.3 -3.4	-4.2 -0.88 -2.25 -8.8	1 1 1	-1.7 -0.36 -0.9 -2.4		mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	Sink	l _{OL}	5.0 10 15	0.64 1.6 4.2		0.51 1.3 3.4	0.88 2.25 8.8	1 1 1	0.36 0.9 2.4	1 1 1	mAdc
Input Current		I _{in}	15	_	±0.1	-	±0.00001	±0.1	_	±1.0	μAdc
Input Capacitance (V _{in} = 0)		C _{in}	ı	-	ı	_	5.0	7.5	-	ı	pF
Quiescent Current (Per Package)		I _{DD}	5.0 10 15	- - -	5.0 10 20	- - -	0.005 0.010 0.015	5.0 10 20	- - -	150 300 600	μAdc
Total Supply Current (Note (Dynamic plus Quiesce Per Package) (C _L = 50 pF on all outp buffers switching)	ent,	I _T	5.0 10 15			$I_T = (3)$	1.7 μΑ/kHz) f 3.4 μΑ/kHz) f 5.0 μΑ/kHz) f	+ I _{DD}			μAdc

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
 Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
 The formulas given are for the typical characteristics only at 25°C.
 To calculate total supply current at loads other than 50 pF: I_T(C_L) = I_T(50 pF) + (C_L – 50) Vfk where: I_T is in μA (per package), C_L in pF, V = (V_{DD} – V_{SS}) in volts, f in kHz is input frequency, and k = 0.004.

MC14175B

SWITCHING CHARACTERISTICS (Note 5) ($C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$)

				All Types			
Characteristic	Symbol	V _{DD} Vdc	Min	Typ (Note 6)	Max	Unit	
Output Rise and Fall Time t_{TLH} , t_{THL} = (1.35 ns/pF) C_L + 32 ns t_{TLH} , t_{THL} = (0.6 ns/pF) C_L + 20 ns t_{TLH} , t_{THL} = (0.4 ns/pF) C_L + 20 ns	t _{TLH} , t _{THL}	5.0 10 15	- - -	100 50 40	200 100 80	ns	
Propagation Delay Time — Clock to Q, Q t_{PLH} , t_{PHL} = (0.9 ns/pF) C_L + 175 ns t_{PLH} , t_{PHL} = (0.36 ns/pF) C_L + 72 ns t_{PLH} , t_{PHL} = (0.26 ns/pF) C_L + 57 ns	t _{РІН} , t _{РНІ}	5.0 10 15	- - -	220 90 70	400 160 120	ns	
Propagation Delay Time — Reset to Q, Q t_{PHL} = (0.9 ns/pF) C_L + 280 ns t_{PHL} = (0.36 ns/pF) C_L + 112 ns t_{PHL} = (0.26 ns/pF) C_L + 87 ns	t _{PHL} , t _{PLH}	5.0 10 15	- - -	325 130 100	500 200 150	ns	
Clock Pulse Width	t _{WH}	5.0 10 15	250 100 75	110 45 35	- - -	ns	
Reset Pulse Width	t _{WL}	5.0 10 15	200 80 60	100 40 30	- - -	ns	
Clock Pulse Frequency	f _{cl}	5.0 10 15	- - -	4.5 11 14	2.0 5.0 6.5	mHz	
Clock Pulse Rise and Fall Time	t _{TLH} , t _{THL}	5.0 10 15	- - -	- - -	15 5.0 4.0	μs	
Data Setup Time	t _{su}	5.0 10 15	120 50 40	60 25 20	- - -	ns	
Data Hold Time	t _h	5.0 10 15	80 40 30	40 20 15	- - -	ns	
Reset Removal Time	t _{rem}	5.0 10 15	250 100 80	125 50 40	- - -	ns	

^{5.} The formulas given are for the typical characteristics only at 25°C.
6. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.





SOIC-16 CASE 751B-05 **ISSUE K**

DATE 29 DEC 2006

- NOTES:


 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD ENGREPHING.

- PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES
DIM	MIN MAX		MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050	BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019



2. 3. 4. 5. 6. 7. 8. 9. 10.	COLLECTOR BASE EMITTER NO CONNECTION EMITTER BASE COLLECTOR COLLECTOR BASE EMITTER NO CONNECTION	2. 3. 4. 5. 6. 7. 8. 9. 10.	CATHODE ANODE NO CONNECTION CATHODE CATHODE NO CONNECTION ANODE CATHODE CATHODE CATHODE ANODE NO CONNECTION	2. 3. 4. 5. 6. 7. 8. 9. 10.	COLLECTOR, DYE #1 BASE, #1 EMITTER, #1 COLLECTOR, #1 COLLECTOR, #2 BASE, #2 EMITTER, #2 COLLECTOR, #2 COLLECTOR, #3 BASE, #3 EMITTER, #3	2. 3. 4. 5. 6. 7. 8. 9.	COLLECTOR, #3 COLLECTOR, #4 COLLECTOR, #4 COLLECTOR, #4 BASE, #4 EMITTER, #4 BASE, #3	1	
12.	EMITTER BASE		CATHODE CATHODE	12.		12.		BECOM	MMENDED
13. 14.	COLLECTOR	13.	NO CONNECTION	13.	COLLECTOR, #4 BASE, #4	13. 14.	BASE, #2 EMITTER, #2		
15.	EMITTER		ANODE		EMITTER, #4	15.	BASE, #1	SOLDERING	G FOOTPRINT*
16.			CATHODE		COLLECTOR, #4		EMITTER, #1		8X
	002220.0		0,111002		0022201011,#1			L	6.40
STYLE 5:		STYLE 6:		STYLE 7:					0.40
	DRAIN, DYE #1		CATHODE		SOURCE N-CH				16X 1.12 <
2.	DRAIN, #1		CATHODE	2.	COMMON DRAIN (OUTPU	T)			
3.	DRAIN, #2	3.	CATHODE	3.	COMMON DRAIN (OUTPU			1	16
4.	DRAIN, #2	4.	CATHODE	4.	GATE P-CH	•,	*	<i>'</i> ==	
5.	DRAIN, #3	5.	CATHODE	5.	COMMON DRAIN (OUTPU	T)	_		
6.	DRAIN, #3	6.	CATHODE	6.	COMMON DRAIN (OUTPU	T)	16X		
7.	DRAIN, #4	7.	CATHODE	7.	COMMON DRAIN (OUTPU	T)	0.58 ^{_1}		
8.	DRAIN, #4	8.	CATHODE	8.	SOURCE P-CH				<u> </u>
9.	GATE, #4	9.	ANODE	9.	SOURCE P-CH				
10.	SOURCE, #4	10.	ANODE	10.	COMMON DRAIN (OUTPU		-		_
11.	GATE, #3	11.		11.	COMMON DRAIN (OUTPU				
12.	SOURCE, #3		ANODE	12.	COMMON DRAIN (OUTPU	T)			
13.	GATE, #2	13.		13.	GATE N-CH	_			
14.	SOURCE, #2		ANODE	14.	COMMON DRAIN (OUTPU				. PITCH
15.	GATE, #1		ANODE	15.	COMMON DRAIN (OUTPU	1)			
16.	SOURCE, #1	16.	ANODE	16.	SOURCE N-CH				
								8	9 + +

*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98ASB42566B Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.						
DESCRIPTION:	SOIC-16		PAGE 1 OF 1				

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent_Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer p

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales



单击下面可查看定价,库存,交付和生命周期等信息

>>ON Semiconductor(安森美)