

# **MOSFET** - N-Channel, POWERTRENCH®

40 V, 7.6 A, 29 m $\Omega$ 

### FDS8449, FDS8449-G

#### **General Description**

These N-Channel MOSFETs are produced using **onsemi**'s advanced POWERTRENCH process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance.

#### **Features**

- 7.6 A, 40 V  $R_{DS(on)} = 29 \text{ m}\Omega$  @  $V_{GS} = 10 \text{ V}$  $R_{DS(on)} = 36 \text{ m}\Omega$  @  $V_{GS} = 4.5 \text{ V}$
- High Power Handling Capability in a Widely Used Surface Mount Package
- Pb-Free, Halide Free and RoHS Compliant

#### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25^{\circ}C$  unless otherwise noted.

Symbol	Parameter	Ratings	Unit
V <sub>DSS</sub>	Drain to Source Voltage	40	V
V <sub>GSS</sub>	Gate to Source Voltage	±20	V
I <sub>D</sub>	Drain Current - Continuous (Note 1a) - Pulsed	7.6 50	Α
P <sub>D</sub>	Power Dissipation for Single Operation (Note 1a) (Note 1b)	2.5 1	W
T <sub>J</sub> , T <sub>STG</sub>	T <sub>STG</sub> Operating and Storage Junction Temperature Range		°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL CHARACTERISTICS


Symbol	Parameter	Ratings	Unit
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	50	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1b)	125	°C/W
$R_{ heta JC}$	Thermal Resistance, Junction to Case (Note 1)	25	°C/W



#### SOIC8 CASE 751EB



#### **MARKING DIAGRAM**



FDS8449 = Specific Device Code Α = Assembly Site L = Wafer Lot Number YW = Assembly Start Week **\$Y** = onsemi Logo &Z = Assembly Plant Code &2 = 2-Digit Code Format &K = 2-Digits Lot Run Traceability Code

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
FDS8449	SOIC8 (Pb-Free/ Halide Free)	2500 / Tape & Reel
FDS8449-G	SOIC8 (Pb-Free/ Halide Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

#### **ELECTRICAL CHARACTERISTICS** $T_A = 25^{\circ}C$ unless otherwise noted.

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
DRAIN-SOU	RCE AVALANCHE RATINGS (Note 3)					
E <sub>AS</sub>	Drain to Source Avalanche Energy	V <sub>DD</sub> = 40 V, I <sub>D</sub> = 7.3 A, L = 1 mH	_	_	27	mJ
I <sub>AS</sub>	Drain to Source Avalanche Current		_	7.3	_	Α
OFF CHARA	CTERISTICS					
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	40	_	_	V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25°C	-	34	-	mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 32 V, V <sub>GS</sub> = 0 V	_	_	1	μΑ
I <sub>GSS</sub>	Gate-Body Leakage	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	_	_	±100	nA
ON CHARAC	CTERISTICS (Note 2)					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	1	1.9	3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, Referenced to 25°C	-	-5	-	mV/°C
R <sub>DS(on)</sub>	Static Drain to Source On–Resistance	I <sub>D</sub> = 7.6 A, V <sub>GS</sub> = 10 V,	_	21	29	mΩ
		I <sub>D</sub> = 6.8 A, V <sub>GS</sub> = 4.5 V	_	26	36	
		I <sub>D</sub> = 7.6 A, V <sub>GS</sub> = 10 V, T <sub>J</sub> = 125°C	-	29	43	
9FS	Forward Transconductance	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 7.6 A	_	21	_	S
DYNAMIC CI	HARACTERISTICS					
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V},$	_	760	_	pF
C <sub>oss</sub>	Output Capacitance	f = 1.0 MHz	_	100	-	
C <sub>rss</sub>	Reverse Transfer Capacitance	1	_	60	-	
R <sub>G</sub>	Gate Resistance	f = 1.0 MHz	_	1.2	_	Ω
SWITCHING	CHARACTERISTICS (Note 2)					
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> = 20 V, I <sub>D</sub> = 1 A,	_	9	18	ns
t <sub>r</sub>	Turn–On Rise Time	$V_{GS}$ = 10 V, $R_{GS}$ = 6 $\Omega$	_	5	10	
t <sub>d(off)</sub>	Turn–Off Delay Time		_	23	17	
t <sub>f</sub>	Turn–Off Fall Time		_	3	6	
Qg	Total Gate Charge	V <sub>DS</sub> = 20 V, I <sub>D</sub> = 7.6 A, V <sub>GS</sub> = 5 V	_	7.7	11	nC
Q <sub>gs</sub>	Gate-Source Charge	V <sub>GS</sub> = 5 V	_	2.4	-	
Q <sub>gd</sub>	Gate-Drain Charge		_	2.8	_	
DRAIN-SOU	RCE DIODE CHARACTERISTICS	•	-	- <u>-</u>	-	-
V <sub>SD</sub>	Drain to Source Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 2.1 A (Note 2)	_	0.76	1.2	V
t <sub>rr</sub>	Diode Reverse Recovery Time	$I_F = 7.6 \text{ A}, d_{IF}/d_t = 100 \text{ A}/\mu\text{s}$	_	17	_	ns
Q <sub>rr</sub>	Diode Reverse Recovery Charge		_	7	_	nC
	1					

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### NOTES:

1.  $R_{\theta JA}$  is the sum of the junction–to–case and case–to–ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



a) 50°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz. copper.



b) 125°C/W when mounted on a minimum pad.

- 2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty Cycle < 2.0%
- 3. BV(avalanche) Single-Pulse rating is guaranteed if device is operated within the UIS SOA boundary of the device.

#### TYPICAL CHARACTERISTICS




Figure 1. On Region Characteristics




Figure 3. On-Resistance Variation with Temperature




Figure 5. Transfer Characteristics





Figure 2. On-Resistance Variation with Drain Current and Gate Voltage



V<sub>GS</sub>, Gate to Source Voltage (V)

Figure 4. On-Resistance Variation with Gate-to-Source Voltage




Figure 6. Body Diode Forward Voltage Variation

with Source Current and Temperature

#### TYPICAL CHARACTERISTICS (continued)

1000




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance Characteristics




Figure 9. Maximum Safe Operating Area




Figure 10. Single Pulse Maximum Power Dissipation




Figure 11. Single Pulse Maximum Peak Current




Figure 12. Unclamped Inductive Switching Capability

#### TYPICAL CHARACTERISTICS (continued)





Figure 13. Transient Thermal Response Curve

NOTE: Transient thermal response will change depending on the circuit board design.

POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.



## 8° / NOTES: A) THIS!

0.65±0.25 SEATING PLANE (1.04)

DETAIL À

A) THIS PACKAGE CONFORMS TO JEDEC MS-012, VARIATION AA.

OPTION B - NO BEVEL EDGE

- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS.
- D) LANDPATTERN STANDARD: SOIC127P600X175-8M

DOCUMENT NUMBER:	98AON13735G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC8		PAGE 1 OF 1	

0.25

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

R0.10

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent\_Marking.pdf">www.onsemi.com/site/pdf/Patent\_Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer p

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales



## 单击下面可查看定价,库存,交付和生命周期等信息

>>ON Semiconductor(安森美)