

# Self-Protected Low Side Driver with In-Rush Current Management

## NCV8412, NCV8412D

The NCV8412 is a three terminal protected Low-Side Smart Discrete FET. The protection features include Delta Thermal Shutdown, overcurrent, overtemperature, ESD and integrated Drain-to-Gate clamping for overvoltage protection. The device also offers fault indication via the gate pin. This device is suitable for harsh automotive environments.

### Features

- Short-Circuit Protection with In-Rush Current Management
- Delta Thermal Shutdown
- Thermal Shutdown with Automatic Restart
- Overvoltage Protection
- Integrated Clamp for Overvoltage Protection and Inductive Switching
- ESD Protection
- dV/dt Robustness
- Analog Drive Capability (Logic Level Input)
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Grade 1 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

### Typical Applications

- Switch a Variety of Resistive, Inductive and Capacitive Loads
- Can Replace Electromechanical Relays and Discrete Circuits
- Automotive/Industrial





Figure 1. Block Diagram

V <sub>DSS</sub> (Clamped)	R <sub>DS(ON)</sub> TYP	I <sub>D</sub> MAX (Limited)
42 V	145 mΩ @ 10 V	5.9 A




SOT-223 (TO-261)  
CASE 318E



SOIC-8 NB  
CASE 751

### MARKING DIAGRAM



- A = Assembly Location
  - L = Wafer Lot
  - Y = Year
  - W = Work Week
  - 8412A or 8412AD = Specific Device Code
  - = Pb-Free Package
- (Note: Microdot may be in either location)

### ORDERING INFORMATION

See detailed ordering and shipping information on page 14 of this data sheet.

# NCV8412, NCV8412D

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-to-Source Voltage Internally Clamped	$V_{DSS}$	42	V
Drain-to-Gate Voltage Internally Clamped	$V_{DG}$	42	V
Gate-to-Source Voltage	$V_{GS}$	$\pm 14$	V
Drain Current - Continuous	$I_D$	Internally Limited	
Total Power Dissipation (SOT-223)	$P_D$	@ $T_A = 25^\circ\text{C}$ (Note 1)	1.28
		@ $T_A = 25^\circ\text{C}$ (Note 2)	2.19
Power Dissipation per Channel (SOIC-8 Dual), both channels loaded equally	$P_D$	@ $T_A = 25^\circ\text{C}$ (Note 1)	0.57
		@ $T_A = 25^\circ\text{C}$ (Note 2)	0.78
Total Power Dissipation (SOIC-8 Dual), only one channel loaded	$P_D$	@ $T_A = 25^\circ\text{C}$ (Note 1)	0.93
		@ $T_A = 25^\circ\text{C}$ (Note 2)	1.20
Thermal Resistance (SOT-223)	Junction-to-Ambient (Note 1)	$R_{\theta JA}$	97.0
	Junction-to-Ambient (Note 2)	$R_{\theta JA}$	57.0
	Junction-to-Case (Soldering Point)	$R_{\theta JS}$	7.9
Thermal Resistance (SOIC-8 Dual), both channels loaded equally	Junction-to-Ambient (Note 1)	$R_{\theta JA}$	107.8
	Junction-to-Ambient (Note 2)	$R_{\theta JA}$	79.4
	Junction-to-Case (Soldering Point)	$R_{\theta JS}$	29.0
Thermal Resistance (SOIC-8 Dual), only one channel loaded	Junction-to-Ambient (Note 1)	$R_{\theta JA}$	133.6
	Junction-to-Ambient (Note 2)	$R_{\theta JA}$	103.8
	Junction-to-Case (Soldering Point)	$R_{\theta JS}$	29.1
Single Pulse Inductive Load Switching Energy ( $L = 50\text{ mH}$ , $I_{Lpeak} = 2\text{ A}$ , $V_{GS} = 5\text{ V}$ , $R_G = 25\ \Omega$ , $T_{Jstart} = 25^\circ\text{C}$ )	$E_{AS}$	100	mJ
Load Dump Voltage ( $V_{GS} = 0$ and $10\text{ V}$ , $R_L = 22\ \Omega$ ) (Note 3)	$U_S^*$	55	V
Operating Junction Temperature	$T_J$	-40 to 150	$^\circ\text{C}$
Storage Temperature	$T_{storage}$	-55 to 150	$^\circ\text{C}$

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- Mounted onto a 80 x 80 x 1.6 mm single layer FR4 board (100 sq mm, 1 oz. Cu, steady state)
- Mounted onto a 80 x 80 x 1.6 mm single layer FR4 board (645 sq mm, 1 oz. Cu, steady state)
- Load Dump Test B (with centralized load dump suppression) according to ISO16750-2 standard. Guaranteed by design. Not tested in production. Passed Class C according to ISO16750-1.

## ESD ELECTRICAL CHARACTERISTICS (Notes 4, 5)

Parameter	Test Condition	Symbol	Min	Typ	Max	Unit
Electro-Static Discharge Capability	Human Body Model (HBM)	ESD	4000			V
	Charged Device Model (CDM)		1000			

- Not tested in production.
- This device series incorporates ESD protection and is tested by the following methods:  
 ESD Human Body Model tested per AEC-Q100-002 (JS-001-2017)  
 Field Induced Charge Device Model ESD characterization is not performed on plastic molded packages with body sizes smaller than 2 x 2 mm due to the inability of a small package body to acquire and retain enough charge to meet the minimum CDM discharge current waveform characteristic defined in JEDEC JS-002-2018.

# NCV8412, NCV8412D




Figure 2. Voltage and Current Convention

# NCV8412, NCV8412D

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter	Test Condition	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>						
Drain-to-Source Clamped Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 10 mA	V <sub>(BR)DSS</sub>	42	44	49	V
	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 10 mA, T <sub>J</sub> = 150°C (Note 6)		39	42	49	
Zero Gate Voltage Drain Current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 32 V	I <sub>DSS</sub>		0.7	4.0	μA
	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 32 V, T <sub>J</sub> = 150°C (Note 6)			2.3	20	
Gate Input Current	V <sub>GS</sub> = 5 V, V <sub>DS</sub> = 0 V	I <sub>GSS</sub>		52	72	μA

## ON CHARACTERISTICS

Gate Threshold Voltage	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 150 μA	V <sub>GS(th)</sub>	1.0	1.6	2.2	V
Gate Threshold Temperature Coefficient	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 150 μA (Note 6)	V <sub>GS(th)</sub> /T <sub>J</sub>		3.1		mV/°C
Static Drain-to-Source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 1.7 A	R <sub>DS(ON)</sub>		145	200	mΩ
	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 1.7 A, T <sub>J</sub> = 150°C (Note 6)			255	400	
	V <sub>GS</sub> = 5.0 V, I <sub>D</sub> = 1.7 A			180	230	
	V <sub>GS</sub> = 5.0 V, I <sub>D</sub> = 1.7 A, T <sub>J</sub> = 150°C (Note 6)			310	460	
	V <sub>GS</sub> = 5.0 V, I <sub>D</sub> = 0.5 A			180	230	
	V <sub>GS</sub> = 5.0 V, I <sub>D</sub> = 0.5 A, T <sub>J</sub> = 150°C (Note 6)			305	460	
Source-to-Drain Forward On Voltage	I <sub>S</sub> = 7 A, V <sub>GS</sub> = 0 V	V <sub>SD</sub>		0.95	1.2	V

## SWITCHING CHARACTERISTICS (Note 6)

Turn-On Time (10% V <sub>GS</sub> to 90% I <sub>D</sub> )	V <sub>GS</sub> = 0 V to 10 V, V <sub>DD</sub> = 12 V, I <sub>D</sub> = 1 A	t <sub>ON</sub>		20	31	μs
Turn-On Rise Time (10% I <sub>D</sub> to 90% I <sub>D</sub> )		t <sub>rise</sub>		14	25	μs
Turn-Off Time (90% V <sub>GS</sub> to 10% I <sub>D</sub> )		t <sub>OFF</sub>		96	140	μs
Turn-Off Fall Time (90% I <sub>D</sub> to 10% I <sub>D</sub> )		t <sub>fall</sub>		37	50	μs
Slew Rate On (80% V <sub>DS</sub> to 50% V <sub>DS</sub> )		-dV <sub>DS</sub> /dt <sub>ON</sub>	0.45	1.0		V/μs
Slew Rate Off (50% V <sub>DS</sub> to 80% V <sub>DS</sub> )		dV <sub>DS</sub> /dt <sub>OFF</sub>	0.3	0.4		V/μs

## SELF PROTECTION CHARACTERISTICS

Current Limit	V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 5.0 V (Note 7)	I <sub>LIM</sub>	3.3	4.4	5.6	A
	V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 5.0 V, T <sub>J</sub> = 150°C (Notes 6, 7)		3.3	4.0	4.9	
	V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 10 V (Notes 6, 7)		2.6	3.9	5.9	
	V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 10 V, T <sub>J</sub> = 150°C (Notes 6, 7)		2.3	3.5	5.0	
Temperature Limit (Turn-Off)	V <sub>GS</sub> = 5.0 V (Notes 6, 7)	T <sub>LIM(OFF)</sub>	150	175	190	°C
Thermal Hysteresis		ΔT <sub>LIM(ON)</sub>		15		
Temperature Limit (Turn-Off)	V <sub>GS</sub> = 10 V (Notes 6, 7)	T <sub>LIM(OFF)</sub>	150	185	200	
Thermal Hysteresis		ΔT <sub>LIM(ON)</sub>		15		

# NCV8412, NCV8412D

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter	Test Condition	Symbol	Min	Typ	Max	Unit
<b>GATE INPUT CHARACTERISTICS (Note 6)</b>						
Device ON Gate Input Current	V <sub>GS</sub> = 5 V, V <sub>DS</sub> = 10 V, I <sub>D</sub> = 1 A	I <sub>GON</sub>	25	52	72	μA
	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 10 V, I <sub>D</sub> = 1 A		250	333	480	
Current Limit Gate Input Current	V <sub>GS</sub> = 5 V, V <sub>DS</sub> = 10 V	I <sub>GCL</sub>	35	65	96	
	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 10 V		200	390	540	
Thermal Limit Gate Input Current	V <sub>GS</sub> = 5 V, V <sub>DS</sub> = 10 V, I <sub>D</sub> = 0 A	I <sub>GTL</sub>	550	630	750	
	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 10 V, I <sub>D</sub> = 0 A		1350	1500	1650	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

6. Not tested in production.

7. Refer to Application Note AND8202/D for dependence of protection features on gate voltage.

TYPICAL PERFORMANCE CURVES




Figure 3. Single Pulse Maximum Switch-off Current vs. Load Inductance




Figure 4. Single Pulse Maximum Switching Energy vs. Load Inductance




Figure 5. Single Pulse Maximum Inductive Switch-off Current vs. Time in Clamp




Figure 6. Single Pulse Maximum Inductive Switching Energy vs. Time in Clamp




Figure 7. On-state Output Characteristics




Figure 8. Transfer Characteristics

TYPICAL PERFORMANCE CURVES




Figure 9.  $R_{DS(on)}$  vs. Gate-Source Voltage




Figure 10.  $R_{DS(on)}$  vs. Drain Current




Figure 11. Normalized  $R_{DS(on)}$  vs. Temperature




Figure 12. Current Limit vs. Gate-Source Voltage




Figure 13. Current Limit vs. Junction Temperature




Figure 14. Drain-to-Source Leakage Current

TYPICAL PERFORMANCE CURVES




Figure 15. Normalized Threshold Voltage vs. Temperature




Figure 16. Source-Drain Diode Forward Characteristics




Figure 17. Resistive Load Switching Time vs. Gate-Source Voltage




Figure 18. Resistive Load Switching Drain-Source Voltage Slope vs. Gate-Source Voltage




Figure 19. Resistive Load Switching Time vs. Gate Resistance




Figure 20. Drain-Source Voltage Slope during Turn On and Turn Off vs. Gate Resistance



TYPICAL PERFORMANCE CURVES




Figure 21.  $R_{\theta JA}$  vs. Copper Area – SOT-223




Figure 22.  $R_{\theta JA}$  vs. Copper Area – SOIC-8 Dual




Figure 23. Transient Thermal Resistance – SOT-223

# NCV8412, NCV8412D

## TYPICAL PERFORMANCE CURVES




Figure 24. Transient Thermal Resistance – SOIC-8 Dual, only 1 channel loaded




Figure 25. Transient Thermal Resistance – SOIC-8 Dual, both channels loaded equally

## APPLICATION INFORMATION

### Circuit Protection Features

The NCV8412 has three main protections. Current Limit, Thermal Shutdown and Delta Thermal Shutdown. These protections establish robustness of the NCV8412.

### Current Limit and Short Circuit Protection

The NCV8412 has current sense element. In the event that the drain current reaches designed current limit level, integrated Current Limit protection establishes its constant level.

### Delta Thermal Shutdown

Delta Thermal Shutdown (DTSD) Protection increases higher reliability of the NCV8412. DTSD consist of two independent temperature sensors – cold and hot sensors. The NCV8412 establishes a slow junction temperature rise by sensing the difference between the hot and cold sensors. ON/OFF output cycling is designed with hysteresis that results in a controlled saw tooth temperature profile (Figure 27). The die temperature slowly rises (DTSD) until the absolute temperature shutdown (TSD) is reached around 175°C.

### Thermal Shutdown with Automatic Restart

Internal Thermal Shutdown (TSD) circuitry is provided to protect the NCV8412 in the event that the maximum

junction temperature is exceeded. When activated at typically 175°C, the NCV8412 turns off. This feature is provided to prevent failures from accidental overheating.

### EMC Performance

If better EMC performance is needed, connect a small ceramic capacitor to the drain pin as close to the device as possible according to Figure 26.




Figure 26. EMC Capacitor Placement

## TEST CIRCUITS AND WAVEFORMS




Figure 27. Overload Protection Behavior

# NCV8412, NCV8412D




Figure 28. Resistive Load Switching Test Circuit




Figure 29. Resistive Load Switching Waveforms

# NCV8412, NCV8412D




Figure 30. Inductive Load Switching Test Circuit




Figure 31. Inductive Load Switching Waveforms

## NCV8412, NCV8412D

### DEVICE ORDERING INFORMATION

Device	Marking	Package	Shipping†
NCV8412ASTT1G	8412A	SOT-223 (Pb-Free)	1,000 / Tape & Reel
NCV8412ASTT3G	8412A	SOT-223 (Pb-Free)	1,000 / Tape & Reel
NCV8412ADDR2G	8412AD	SOIC-8 (Pb-Free)	2,500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS





ON Semiconductor®



SCALE 1:1

SOT-223 (TO-261)  
CASE 318E-04  
ISSUE R


DATE 02 OCT 2018



NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS
3. DIMENSIONS D & E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.200MM PER SIDE.
4. DATUMS A AND B ARE DETERMINED AT DATUM H.
5. A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.
6. POSITIONAL TOLERANCE APPLIES TO DIMENSIONS b AND b1.

MILLIMETERS			
DIM	MIN.	NOM.	MAX.
A	1.50	1.63	1.75
A1	0.02	0.06	0.10
b	0.60	0.75	0.89
b1	2.90	3.06	3.20
c	0.24	0.29	0.35
D	6.30	6.50	6.70
E	3.30	3.50	3.70
e	2.30 BSC		
L	0.20	---	---
L1	1.50	1.75	2.00
He	6.70	7.00	7.30
$\theta$	0°	---	10°



<b>DOCUMENT NUMBER:</b>	<b>98ASB42680B</b>	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
<b>DESCRIPTION:</b>	<b>SOT-223 (TO-261)</b>	<b>PAGE 1 OF 2</b>

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

**SOT-223 (TO-261)**  
**CASE 318E-04**  
**ISSUE R**

DATE 02 OCT 2018

- |                                                                              |                                                                             |                                                                               |                                                                       |                                                                       |
|------------------------------------------------------------------------------|-----------------------------------------------------------------------------|-------------------------------------------------------------------------------|-----------------------------------------------------------------------|-----------------------------------------------------------------------|
| <b>STYLE 1:</b><br>PIN 1. BASE<br>2. COLLECTOR<br>3. EMITTER<br>4. COLLECTOR | <b>STYLE 2:</b><br>PIN 1. ANODE<br>2. CATHODE<br>3. NC<br>4. CATHODE        | <b>STYLE 3:</b><br>PIN 1. GATE<br>2. DRAIN<br>3. SOURCE<br>4. DRAIN           | <b>STYLE 4:</b><br>PIN 1. SOURCE<br>2. DRAIN<br>3. GATE<br>4. DRAIN   | <b>STYLE 5:</b><br>PIN 1. DRAIN<br>2. GATE<br>3. SOURCE<br>4. GATE    |
| <b>STYLE 6:</b><br>PIN 1. RETURN<br>2. INPUT<br>3. OUTPUT<br>4. INPUT        | <b>STYLE 7:</b><br>PIN 1. ANODE 1<br>2. CATHODE<br>3. ANODE 2<br>4. CATHODE | <b>STYLE 8:</b><br>CANCELLED                                                  | <b>STYLE 9:</b><br>PIN 1. INPUT<br>2. GROUND<br>3. LOGIC<br>4. GROUND | <b>STYLE 10:</b><br>PIN 1. CATHODE<br>2. ANODE<br>3. GATE<br>4. ANODE |
| <b>STYLE 11:</b><br>PIN 1. MT 1<br>2. MT 2<br>3. GATE<br>4. MT 2             | <b>STYLE 12:</b><br>PIN 1. INPUT<br>2. OUTPUT<br>3. NC<br>4. OUTPUT         | <b>STYLE 13:</b><br>PIN 1. GATE<br>2. COLLECTOR<br>3. EMITTER<br>4. COLLECTOR |                                                                       |                                                                       |

**GENERIC  
 MARKING DIAGRAM\***



- A = Assembly Location
- Y = Year
- W = Work Week
- XXXXX = Specific Device Code
- = Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

<b>DOCUMENT NUMBER:</b>	<b>98ASB42680B</b>	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
<b>DESCRIPTION:</b>	<b>SOT-223 (TO-261)</b>	<b>PAGE 2 OF 2</b>

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.



# MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS



SCALE 1:1

SOIC-8 NB  
CASE 751-07  
ISSUE AK


DATE 16 FEB 2011



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
  5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
  6. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.80	5.00	0.189	0.197
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
H	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
M	0°	8°	0°	8°
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

### SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### GENERIC MARKING DIAGRAM\*



XXXXXX = Specific Device Code  
A = Assembly Location  
L = Wafer Lot  
Y = Year  
W = Work Week  
▪ = Pb-Free Package

XXXXXX = Specific Device Code  
A = Assembly Location  
Y = Year  
WW = Work Week  
▪ = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

### STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	SOIC-8 NB	PAGE 1 OF 2

onsemi and ONsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

**SOIC-8 NB**  
**CASE 751-07**  
**ISSUE AK**

DATE 16 FEB 2011

- |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                        |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <p>STYLE 1:<br/>         PIN 1. EMITTER<br/>         2. COLLECTOR<br/>         3. COLLECTOR<br/>         4. EMITTER<br/>         5. EMITTER<br/>         6. BASE<br/>         7. BASE<br/>         8. EMITTER</p>                                                                 | <p>STYLE 2:<br/>         PIN 1. COLLECTOR, DIE, #1<br/>         2. COLLECTOR, #1<br/>         3. COLLECTOR, #2<br/>         4. COLLECTOR, #2<br/>         5. BASE, #2<br/>         6. EMITTER, #2<br/>         7. BASE, #1<br/>         8. EMITTER, #1</p>               | <p>STYLE 3:<br/>         PIN 1. DRAIN, DIE #1<br/>         2. DRAIN, #1<br/>         3. DRAIN, #2<br/>         4. DRAIN, #2<br/>         5. GATE, #2<br/>         6. SOURCE, #2<br/>         7. GATE, #1<br/>         8. SOURCE, #1</p>                            | <p>STYLE 4:<br/>         PIN 1. ANODE<br/>         2. ANODE<br/>         3. ANODE<br/>         4. ANODE<br/>         5. ANODE<br/>         6. ANODE<br/>         7. ANODE<br/>         8. COMMON CATHODE</p>                                                                           |
| <p>STYLE 5:<br/>         PIN 1. DRAIN<br/>         2. DRAIN<br/>         3. DRAIN<br/>         4. DRAIN<br/>         5. GATE<br/>         6. GATE<br/>         7. SOURCE<br/>         8. SOURCE</p>                                                                               | <p>STYLE 6:<br/>         PIN 1. SOURCE<br/>         2. DRAIN<br/>         3. DRAIN<br/>         4. SOURCE<br/>         5. SOURCE<br/>         6. GATE<br/>         7. GATE<br/>         8. SOURCE</p>                                                                    | <p>STYLE 7:<br/>         PIN 1. INPUT<br/>         2. EXTERNAL BYPASS<br/>         3. THIRD STAGE SOURCE<br/>         4. GROUND<br/>         5. DRAIN<br/>         6. GATE 3<br/>         7. SECOND STAGE Vd<br/>         8. FIRST STAGE Vd</p>                    | <p>STYLE 8:<br/>         PIN 1. COLLECTOR, DIE #1<br/>         2. BASE, #1<br/>         3. BASE, #2<br/>         4. COLLECTOR, #2<br/>         5. COLLECTOR, #2<br/>         6. EMITTER, #2<br/>         7. EMITTER, #1<br/>         8. COLLECTOR, #1</p>                              |
| <p>STYLE 9:<br/>         PIN 1. EMITTER, COMMON<br/>         2. COLLECTOR, DIE #1<br/>         3. COLLECTOR, DIE #2<br/>         4. EMITTER, COMMON<br/>         5. EMITTER, COMMON<br/>         6. BASE, DIE #2<br/>         7. BASE, DIE #1<br/>         8. EMITTER, COMMON</p> | <p>STYLE 10:<br/>         PIN 1. GROUND<br/>         2. BIAS 1<br/>         3. OUTPUT<br/>         4. GROUND<br/>         5. GROUND<br/>         6. BIAS 2<br/>         7. INPUT<br/>         8. GROUND</p>                                                              | <p>STYLE 11:<br/>         PIN 1. SOURCE 1<br/>         2. GATE 1<br/>         3. SOURCE 2<br/>         4. GATE 2<br/>         5. DRAIN 2<br/>         6. DRAIN 2<br/>         7. DRAIN 1<br/>         8. DRAIN 1</p>                                               | <p>STYLE 12:<br/>         PIN 1. SOURCE<br/>         2. SOURCE<br/>         3. SOURCE<br/>         4. GATE<br/>         5. DRAIN<br/>         6. DRAIN<br/>         7. DRAIN<br/>         8. DRAIN</p>                                                                                 |
| <p>STYLE 13:<br/>         PIN 1. N.C.<br/>         2. SOURCE<br/>         3. SOURCE<br/>         4. GATE<br/>         5. DRAIN<br/>         6. DRAIN<br/>         7. DRAIN<br/>         8. DRAIN</p>                                                                              | <p>STYLE 14:<br/>         PIN 1. N-SOURCE<br/>         2. N-GATE<br/>         3. P-SOURCE<br/>         4. P-GATE<br/>         5. P-DRAIN<br/>         6. P-DRAIN<br/>         7. N-DRAIN<br/>         8. N-DRAIN</p>                                                     | <p>STYLE 15:<br/>         PIN 1. ANODE 1<br/>         2. ANODE 1<br/>         3. ANODE 1<br/>         4. ANODE 1<br/>         5. CATHODE, COMMON<br/>         6. CATHODE, COMMON<br/>         7. CATHODE, COMMON<br/>         8. CATHODE, COMMON</p>               | <p>STYLE 16:<br/>         PIN 1. EMITTER, DIE #1<br/>         2. BASE, DIE #1<br/>         3. EMITTER, DIE #2<br/>         4. BASE, DIE #2<br/>         5. COLLECTOR, DIE #2<br/>         6. COLLECTOR, DIE #2<br/>         7. COLLECTOR, DIE #1<br/>         8. COLLECTOR, DIE #1</p> |
| <p>STYLE 17:<br/>         PIN 1. VCC<br/>         2. V2OUT<br/>         3. V1OUT<br/>         4. TXE<br/>         5. RXE<br/>         6. VEE<br/>         7. GND<br/>         8. ACC</p>                                                                                          | <p>STYLE 18:<br/>         PIN 1. ANODE<br/>         2. ANODE<br/>         3. SOURCE<br/>         4. GATE<br/>         5. DRAIN<br/>         6. DRAIN<br/>         7. CATHODE<br/>         8. CATHODE</p>                                                                 | <p>STYLE 19:<br/>         PIN 1. SOURCE 1<br/>         2. GATE 1<br/>         3. SOURCE 2<br/>         4. GATE 2<br/>         5. DRAIN 2<br/>         6. MIRROR 2<br/>         7. DRAIN 1<br/>         8. MIRROR 1</p>                                             | <p>STYLE 20:<br/>         PIN 1. SOURCE (N)<br/>         2. GATE (N)<br/>         3. SOURCE (P)<br/>         4. GATE (P)<br/>         5. DRAIN<br/>         6. DRAIN<br/>         7. DRAIN<br/>         8. DRAIN</p>                                                                   |
| <p>STYLE 21:<br/>         PIN 1. CATHODE 1<br/>         2. CATHODE 2<br/>         3. CATHODE 3<br/>         4. CATHODE 4<br/>         5. CATHODE 5<br/>         6. COMMON ANODE<br/>         7. COMMON ANODE<br/>         8. CATHODE 6</p>                                        | <p>STYLE 22:<br/>         PIN 1. I/O LINE 1<br/>         2. COMMON CATHODE/VCC<br/>         3. COMMON CATHODE/VCC<br/>         4. I/O LINE 3<br/>         5. COMMON ANODE/GND<br/>         6. I/O LINE 4<br/>         7. I/O LINE 5<br/>         8. COMMON ANODE/GND</p> | <p>STYLE 23:<br/>         PIN 1. LINE 1 IN<br/>         2. COMMON ANODE/GND<br/>         3. COMMON ANODE/GND<br/>         4. LINE 2 IN<br/>         5. LINE 2 OUT<br/>         6. COMMON ANODE/GND<br/>         7. COMMON ANODE/GND<br/>         8. LINE 1 OUT</p> | <p>STYLE 24:<br/>         PIN 1. BASE<br/>         2. EMITTER<br/>         3. COLLECTOR/ANODE<br/>         4. COLLECTOR/ANODE<br/>         5. CATHODE<br/>         6. CATHODE<br/>         7. COLLECTOR/ANODE<br/>         8. COLLECTOR/ANODE</p>                                      |
| <p>STYLE 25:<br/>         PIN 1. VIN<br/>         2. N/C<br/>         3. REXT<br/>         4. GND<br/>         5. IOUT<br/>         6. IOUT<br/>         7. IOUT<br/>         8. IOUT</p>                                                                                         | <p>STYLE 26:<br/>         PIN 1. GND<br/>         2. dv/dt<br/>         3. ENABLE<br/>         4. ILIMIT<br/>         5. SOURCE<br/>         6. SOURCE<br/>         7. SOURCE<br/>         8. VCC</p>                                                                    | <p>STYLE 27:<br/>         PIN 1. ILIMIT<br/>         2. OVLO<br/>         3. UVLO<br/>         4. INPUT+<br/>         5. SOURCE<br/>         6. SOURCE<br/>         7. SOURCE<br/>         8. DRAIN</p>                                                            | <p>STYLE 28:<br/>         PIN 1. SW_TO_GND<br/>         2. DASIC_OFF<br/>         3. DASIC_SW_DET<br/>         4. GND<br/>         5. V_MON<br/>         6. VBULK<br/>         7. VBULK<br/>         8. VIN</p>                                                                        |
| <p>STYLE 29:<br/>         PIN 1. BASE, DIE #1<br/>         2. EMITTER, #1<br/>         3. BASE, #2<br/>         4. EMITTER, #2<br/>         5. COLLECTOR, #2<br/>         6. COLLECTOR, #2<br/>         7. COLLECTOR, #1<br/>         8. COLLECTOR, #1</p>                        | <p>STYLE 30:<br/>         PIN 1. DRAIN 1<br/>         2. DRAIN 1<br/>         3. GATE 2<br/>         4. SOURCE 2<br/>         5. SOURCE 1/DRAIN 2<br/>         6. SOURCE 1/DRAIN 2<br/>         7. SOURCE 1/DRAIN 2<br/>         8. GATE 1</p>                           |                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                        |

<b>DOCUMENT NUMBER:</b>	<b>98ASB42564B</b>	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
<b>DESCRIPTION:</b>	<b>SOIC-8 NB</b>	<b>PAGE 2 OF 2</b>

**onsemi** and **ONSEMI** are trademarks of Semiconductor Components Industries, LLC dba **onsemi** or its subsidiaries in the United States and/or other countries. **onsemi** reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

**onsemi**, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:**

Technical Library: [www.onsemi.com/design/resources/technical-documentation](http://www.onsemi.com/design/resources/technical-documentation)  
onsemi Website: [www.onsemi.com](http://www.onsemi.com)

**ONLINE SUPPORT:** [www.onsemi.com/support](http://www.onsemi.com/support)

For additional information, please contact your local Sales Representative at [www.onsemi.com/support/sales](http://www.onsemi.com/support/sales)



单击下面可查看定价，库存，交付和生命周期等信息

[>>ON Semiconductor\(安森美\)](#)