MOSFET - N-Channel, Small Signal, SOT-23 60 V, 115 mA

2N7002L, 2V7002L

Features

- 2V Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable (2V7002L)
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	60	Vdc
Drain-Gate Voltage ($R_{GS} = 1.0 \text{ M}\Omega$)	V_{DGR}	60	Vdc
Drain Current - Continuous $T_C = 25^{\circ}C$ (Note 1) $T_C = 100^{\circ}C$ (Note 1) - Pulsed (Note 2)	I _D I _D I _{DM}	±115 ±75 ±800	mAdc
Gate-Source Voltage - Continuous - Non-repetitive (t _p ≤ 50 μs)	V _{GS} V _{GSM}	±20 ±40	Vdc Vpk

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Total Device Dissipation FR-5 Board (Note 3) T _A = 25°C Derate above 25°C Thermal Resistance, Junction-to-Ambient	P_D	225 1.8 556	mW mW/°C °C/W
Total Device Dissipation (Note 4) Alumina Substrate, T _A = 25°C Derate above 25°C Thermal Resistance, Junction-to-Ambient	P_D	300 2.4 417	mW mW/°C °C/W
Junction and Storage Temperature	T _J , T _{stg}	-55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- The Power Dissipation of the package may result in a lower continuous drain current.
- 2. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2.0%.
- 3. $FR-5 = 1.0 \times 0.75 \times 0.062$ in.
- 4. Alumina = 0.4 x 0.3 x 0.025 in 99.5% alumina.





ON Semiconductor®

www.onsemi.com

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX
60 V	7.5 Ω @ 10 V, 500 mA	115 mA

N-Channel





702 = Device Code
M = Date Code*
• Pb-Free Package

(Note: Microdot may be in either location)
*Date Code orientation and/or position may
vary depending upon manufacturing location.

ORDERING INFORMATION

Device	Package	Shipping [†]
2N7002LT1G		3,000 Tape & Reel
2N7002LT3G	SOT-23 (Pb-Free)	10,000 Tape & Reel
2N7002LT7G		3,500 Tape & Reel
2V7002LT1G		3,000 Tape & Reel
2V7002LT3G	SOT-23 (Pb-Free)	10,000 Tape & Reel
2N7002LT1H*		3,000 Tape & Reel
2N7002LT7H*		3,500 Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*}Not for new design.

2N7002L, 2V7002L

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS			•	•	•
Drain-Source Breakdown Voltage $(V_{GS} = 0, I_D = 10 \mu Adc)$	V _{(BR)DSS}	60	_	-	Vdc
Zero Gate Voltage Drain Current $T_J = 25^{\circ}C$ $(V_{GS} = 0, V_{DS} = 60 \text{ Vdc})$ $T_J = 125^{\circ}C$	I _{DSS}	- -	- -	1.0 500	μAdc
Gate-Body Leakage Current, Forward (V _{GS} = 20 Vdc)	I _{GSSF}	-	-	100	nAdc
Gate-Body Leakage Current, Reverse (V _{GS} = -20 Vdc)	I _{GSSR}	-	_	-100	nAdc
ON CHARACTERISTICS (Note 5)					-
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = 250 \mu Adc)$	V _{GS(th)}	1.0	_	2.5	Vdc
On–State Drain Current $(V_{DS} \ge 2.0 \ V_{DS(on)}, \ V_{GS} = 10 \ Vdc)$	I _{D(on)}	500	_	-	mA
Static Drain-Source On-State Voltage $(V_{GS} = 10 \text{ Vdc}, I_D = 500 \text{ mAdc})$ $(V_{GS} = 5.0 \text{ Vdc}, I_D = 50 \text{ mAdc})$	V _{DS(on)}	- -	- -	3.75 0.375	Vdc
$ \begin{array}{lll} \text{Static Drain-Source On-State Resistance} & & & & \\ \text{(V}_{GS} = 10 \text{ V, I}_D = 500 \text{ mAdc)} & & & & \\ \text{T}_C = 25^{\circ}\text{C} & & & \\ \text{T}_C = 125^{\circ}\text{C} & & \\ \text{(V}_{GS} = 5.0 \text{ Vdc, I}_D = 50 \text{ mAdc)} & & & \\ \text{T}_C = 25^{\circ}\text{C} & & \\ \end{array} $	r _{DS(on)}	- - -	- - -	7.5 13.5 7.5	Ohms
$T_C = 125^{\circ}C$		-	-	13.5	
Forward Transconductance $(V_{DS} \ge 2.0 \ V_{DS(on)}, \ I_D = 200 \ mAdc)$	g _{FS}	80	_	-	mS
DYNAMIC CHARACTERISTICS					
Input Capacitance (V _{DS} = 25 Vdc, V _{GS} = 0, f = 1.0 MHz)	C _{iss}	-	=	50	pF
Output Capacitance (V _{DS} = 25 Vdc, V _{GS} = 0, f = 1.0 MHz)	C _{oss}	-	_	25	pF
Reverse Transfer Capacitance (V _{DS} = 25 Vdc, V _{GS} = 0, f = 1.0 MHz)	C _{rss}	-	_	5.0	pF
SWITCHING CHARACTERISTICS (Note 5)					
Turn–On Delay Time $(V_{DD} = 25 \text{ Vdc}, I_D \cong 500 \text{ mAdc},$	t _{d(on)}	-	-	20	ns
Turn–Off Delay Time $R_G = 25 \Omega$, $R_L = 50 \Omega$, $V_{gen} = 10 V$)	t _{d(off)}	-	-	40	ns
BODY-DRAIN DIODE RATINGS					
Diode Forward On-Voltage (I _S = 115 mAdc, V _{GS} = 0 V)	V_{SD}	-	_	-1.5	Vdc
Source Current Continuous (Body Diode)	I _S	-	_	-115	mAdc
Source Current Pulsed	I _{SM}	-	-	-800	mAdc

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

5. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2.0%.

2N7002L, 2V7002L

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. Ohmic Region

Figure 2. Transfer Characteristics




Figure 3. Temperature versus Static Drain-Source On-Resistance

Figure 4. Temperature versus Gate Threshold Voltage








SOT-23 (TO-236) **CASE 318 ISSUE AT**

DATE 01 MAR 2023









NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M,1994.
- CONTROLLING DIMENSION: MILLIMETERS
- MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF THE BASE MATERIAL.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

	MILLIM	IETERS			INCHES	
DIM	MIN.	N□M.	MAX.	MIN.	N□M.	MAX.
Α	0.89	1.00	1.11	0.035	0.039	0.044
A1	0.01	0.06	0.10	0.000	0.002	0.004
b	0.37	0.44	0.50	0.015	0.017	0.020
С	0.08	0.14	0.20	0.003	0.006	0.008
D	2.80	2.90	3.04	0.110	0.114	0.120
Ε	1.20	1.30	1.40	0.047	0.051	0.055
e	1.78	1.90	2.04	0.070	0.075	0.080
L	0.30	0.43	0.55	0.012	0.017	0.022
L1	0.35	0.54	0.69	0.014	0.021	0.027
HE	2.10	2.40	2.64	0.083	0.094	0.104
Т	0*		10°	0*		10°

GENERIC MARKING DIAGRAM*




XXX = Specific Device Code

= Date Code

= Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "=", may or may not be present. Some products may not follow the Generic Marking.



RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42226B	Electronic versions are uncontrolled except when accessed directly from the Document Rep Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOT-23 (TO-236)		PAGE 1 OF 2

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.



SOT-23 (TO-236) CASE 318 ISSUE AT

DATE 01 MAR 2023

STYLE 1 THRU 5: CANCELLED	STYLE 6: PIN 1. BASE 2. EMITTER 3. COLLECTOR	STYLE 7: PIN 1. EMITTER 2. BASE 3. COLLECTOR	STYLE 8: PIN 1. ANODE 2. NO CONNECTION 3. CATHODE	ı	
STYLE 9:	STYLE 10:	STYLE 11: PIN 1. ANODE 2. CATHODE 3. CATHODE-ANODE	STYLE 12:	STYLE 13:	STYLE 14:
PIN 1. ANODE	PIN 1. DRAIN		PIN 1. CATHODE	PIN 1. SOURCE	PIN 1. CATHODE
2. ANODE	2. SOURCE		2. CATHODE	2. DRAIN	2. GATE
3. CATHODE	3. GATE		3. ANODE	3. GATE	3. ANODE
STYLE 15:	STYLE 16:	STYLE 17:	STYLE 18:	STYLE 19:	STYLE 20:
PIN 1. GATE	PIN 1. ANODE	PIN 1. NO CONNECTION	PIN 1. NO CONNECTION	I PIN 1. CATHODE	PIN 1. CATHODE
2. CATHODE	2. CATHODE	2. ANODE	2. CATHODE	2. ANODE	2. ANODE
3. ANODE	3. CATHODE	3. CATHODE	3. ANODE	3. CATHODE-ANODE	3. GATE
STYLE 21:	STYLE 22:	STYLE 23:	STYLE 24:	STYLE 25:	STYLE 26:
PIN 1. GATE	PIN 1. RETURN	PIN 1. ANODE	PIN 1. GATE	PIN 1. ANODE	PIN 1. CATHODE
2. SOURCE	2. OUTPUT	2. ANODE	2. DRAIN	2. CATHODE	2. ANODE
3. DRAIN	3. INPUT	3. CATHODE	3. SOURCE	3. GATE	3. NO CONNECTION
STYLE 27: PIN 1. CATHODE 2. CATHODE 3. CATHODE	STYLE 28: PIN 1. ANODE 2. ANODE 3. ANODE				

DOCUMENT NUMBER:	98ASB42226B	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOT-23 (TO-236)		PAGE 2 OF 2

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent_Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer p

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales



单击下面可查看定价,库存,交付和生命周期等信息

>>ON Semiconductor(安森美)