Compact Smart Card Interface IC

The NCN6001 is an integrated circuit dedicated to the smart card interface applications. The device handles any type of smart card through a simple and flexible microcontroller interface. On top of that, thanks to the built−in chip select pin, several couplers can be connected in parallel.

The device is particularly suited for low cost, low power applications, with high extended battery life coming from extremely low quiescent current.

Features

- 100% Compatible with ISO 7816−3, EMV and GIE−CB Standards
- Fully GSM Compliant
- Wide Battery Supply Voltage Range: $2.7 < V_{CC}$ < 5.5 V
- Programmable CRD_VCC Supply Handles 1.8 V, 3.0 V or 5.0 V Card Operation
- Programmable Rise and Fall Card Clock Slopes
- Programmable Card Clock Divider
- Built−in Chip Select Logic Allows Parallel Coupling Operation
- ESD Protection on Card Pins (8.0 kV, Human Body Model)
- Supports up to 40 MHz Input Clock
- Built−in Programmable CRD_CLK Stop Function Handles Run or Low State
- Programmable CRD_CLK Slopes to Cope with Wide Operating Frequency Range
- Fast CRD_VCC Turn−on and Turn−off Sequence
- These are Pb−Free Devices

Typical Applications

- E−Commerce Interface
- Automatic Teller Machine (ATM) Smart Card
- Point of Sales (POS) System
- Pay TV System

ON Semiconductor®

www.onsemi.com

CASE 948E

PIN CONNECTIONS

MARKING DIAGRAM

 $=$ Work Week W

= Pb−Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page [32](#page-31-0) of this data sheet.

Figure 2. Block Diagram

PIN FUNCTIONS AND DESCRIPTION

PIN FUNCTIONS AND DESCRIPTION (continued)

PIN FUNCTIONS AND DESCRIPTION (continued)

MAXIMUM RATINGS $(T_A = +25^\circ C$ unless otherwise noted)

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Human Body Model, $R = 1500 \Omega$, C = 100 pF.

2. Absolute Maximum Rating beyond which damage to the device may occur.

DIGITAL PARAMETERS @ 2.7 V < V_{CC} < 5.5 V (−25°C to +85°C ambient temperature, unless otherwise noted). Note: Digital inputs undershoot < $-$ 0.3 V to ground, Digital inputs overshoot < 0.3 V to V_{CC}.

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Since a 20 kΩ (typical) pullup resistor is provided by the NCN6001, the external MPU can use an Open Drain connection. On the other hand, NMOS smart cards can be used straightforward.

POWER SUPPLY @ 2.7 V < V_{CC} < 5.5 V (−25°C to +85°C ambient temperature, unless otherwise noted).

4. Ceramic X7R, SMD type capacitors are mandatory to achieve the CRD_VCC specifications. When an electrolytic capacitor is used, the external filter must include a 220 nF, max 50 m Ω ESR capacitor in parallel, to reduce both the high frequency noise and ripple to a minimum. Depending upon the PCB layout, it might be necessary to use two 4.7 µF/6.0 V/ceramic/X5R/SMD 0805 in parallel, yielding an improved CRD_VCC ripple over the temperature range.

5. Pulsed current, according to ISO7816−3, paragraph 4.3.2.

6. No function externally available during the V_{CC} POR sequence.

7. Parameter guaranteed by design, function 100% production tested.

8. Depending upon the environment, using and external pullup resistor might be necessary to cope with PCB surface leakage current.

PROGRAMMING

Write Register - **WRT_REG**

The WRT_REG register handles three command bits [b5:b7] and five data bits [b0:b4] as depicted in Table 1. These bits are concatenated into a single byte to accelerate the programming sequence. The register can be updated when \overline{CS} is low only.

Table 1. WRT_REG BITS DEFINITIONS

The CRD_RST pin reflects the content of the MOSI WRT_REG[b4] during the chip programming sequence. Since this bit shall be Low to address the internal register of the chip, care must be observed as this signal will be immediately transferred to the CRD_RST pin.

9. When operating in Asynchronous mode, [b5:b7] are compared with the external voltage levels present pins C4/S0 and C8/S1 (respectively pins 15 and 14).

10.The CRD_RST pin reflects the content of the MOSI WRT_REG[b4] during the chip programming sequence. Since this bit shall be Low to address the internal register of the chip, care must be observed as this signal will be immediately transferred to the CRD_RST pin.

Table 2. WRT_REG BITS DEFINITIONS AND FUNCTIONS

11. Chip Bank 1 = Asynchronous cards, four slots addresses 1 to 4. Chip Bank 2 = Asynchronous or synchronous card, single slot.

12.Address 101 and bits [b0 : b4] not documented in the table are reserved for future use.

Address 111 is reserved for future use.

Although using the %111XXXXX code is harmless from a NCN6001 silicon standpoint, care must be observed to avoid uncontrolled operation of the interface sharing the same digital bus. When this code is presented on the digital bus, the CRD_RST signal of any interface sharing the $\overline{\text{CS}}$ signal, immediately reflects the digital content of the MOSI bit b4 register. Similarly, the MISO register of the shared interface is presented on the SPI port. Consequently, data collision, at MISO level, and uncontrolled card operation are

likely to happen if the system uses a common Chip Select line. It is strongly recommended to run a dedicated \overline{CS} bit to any external circuit intended to use the \$111xxxxx code.

On the other hand, the CRD_RST signal will be forced to Low when the internal register of the chip is programmed to accommodate different hardware conditions (NO/NC, Special/Normal, SLO_SLP/FST_SLP). Generally speaking, such a configuration shall take place during the Power On Reset to avoid CRD_RST activation.

Read Register - **READ_REG**

The READ_REG register contains the data read from the interface and from the external card. The selected register is transferred to the MISO pin during the MOSI sequence $(\overline{CS} = Low)$. Table 3 gives the bits definition.

Depending upon the programmed SPI_MODE, the content of READ_REG is transferred on the MISO line either on the Positive going (SPI_MODE = Special) or upon the Negative going slope (SPI_MODE = Normal) of the CLK_SPI signal. The external microcontroller shall discard the three high bytes since they carry no valid data.

Table 3. MOSI AND MISO BITS IDENTIFICATIONS AND FUNCTIONS

ASYNCHRONOUS MODE

In this mode, the CRD_C4 and CRD_C8 pins are used to define the physical addresses of the interfaces when a bank of up to four NCN6001 share the same digital bus.

SYNCHRONOUS MODE

In this mode, CRD_C4 and CRD_C8 are connected to the smart card and it is no longer possible to share the \overline{CS} signal with other device. Consequently, a dedicated Chip Select signal must be provided when the interfaces operate in a multiple operation mode (Figure [33](#page-30-0)).

On the other hand, since bits $[b4 - b0]$ of the MOSI register contain the smart card data, programming the

Example:

STAA MOSI STAA MOSI STAA MOSI CRD_VCC output voltage shall be done by sending a previous MOSI message according to Table [1](#page-9-0) and Table [2.](#page-10-0)

The CRD_RST pin reflects the content of the MOSI WRT_REG[b4] during the chip programming sequence. Since this bit shall be Low to address the internal register of the chip, care must be observed as this signal will be immediately transferred to the CRD_RST pin.

Since no physical address can exist when the chip operates in this mode, the MOSI register must use the format %100XXXXX to program the chip (%100 prefix, XXXXX data).

LDAA #%10010111 ;set RST = H, CLK = 1/1, VCC = 5.0 V LDAA #%11010011 ;SYNC. Card: set RST = H, CLK = L, IO = L, C4 = H, C8= H LDAA #%00111110 ;ASYNC. Card: set RST = H, CLK = $\frac{1}{4}$, VCC = 3.0 V

STARTUP DEFAULT CONDITIONS

At startup, when the V_{CC} power supply is turned on, the internal POR circuit sets the chip in the default conditions as defined in Table 4.

Table 4. STARTUP DEFAULT CONDITIONS

| CRD DET | Normally Open | |
|----------|------------------------|--|
| CRD_VCC | Off | |
| CRD CLK | t_r and t_f = SLOW | |
| CRD CLK | Low | |
| Protocol | Special Mode | |

CARD DETECTION

The card is detected by the external switch connected pin 18. The internal circuit provides a positive bias of this pin and the polarity of the insertion/extraction is programmable by the MOSI protocol as depicted in Table [2.](#page-10-0)

The bias current is $1.0 \mu A$ typical and care must be observed to avoid leakage to ground from this pin to maintain the logic function. In particular, using a low impedance probe $(< 1.0 M\Omega)$ may lead to uncontrolled operation during the debug.

Depending upon the programmed condition, the card can be detected either by a Normally Open (default condition) or a Normally Close switch (Table [2](#page-10-0)). On the other hand, the meaning of the feedback message contained in the MISO register bit b4, depends upon the SPI mode of operation as defined here below:

SPI Normal Mode: the MISO bit b4 is High when a card is inserted, whatever be the polarity of the card detect switch.

SPI Special Mode: the MISO bit b4 copies the logic state of the Card detect switch as depicted here below, whatever be the polarity of the switch used to handle the detection:

 $CRD_DET = Low \rightarrow MISO/b4 = Low$ $CRD_DET = High \rightarrow MISO/b4 = High$

CRD_VCC OPERATION

The built−in DC/DC converter provides the CRD_VCC voltage and can be programmed to run one of the three possible values, 1.8 V, 3.0 V or 5.0 V, assuming the input voltage V_{CC} is within the 2.7 V to 5.5 V range. In any case, CRD_VCC is voltage regulated, together with a current overload detection. On the other hand, the power conversion is automatically switched to handle either a boost or a buck mode of operation, depending upon the difference between the input voltage V_{CC} and the output supply CRD_VCC.

The CRD_VCC output current is a function of the V_{CC} input value as depicted in Table 5.

Table 5. CRD_VCC OUTPUT VOLTAGE RANGE

Whatever the CRD_VCC output voltage may be, a built−in comparator makes sure the voltage is within the ISO7816−3/ EMV specifications. If the voltage is no longer within the minimum/maximum values, the DC/DC is switched Off, the Power Down sequence takes place and an interrupt is presented at the \overline{INT} pin 2.

POWERUP SEQUENCE

The Powerup Sequence makes sure all the card related signals are Low during the CRD_VCC positive going slope. These lines are validated when CRD_VCC is above the minimum specified voltage (depending upon the programmed CRD_VCC value).

Figure 3. Typical Startup CRD_VCC Sequence

At powerup, the CRD_VCC voltage rise time depends upon the current capability of the DC/DC converter associated with the external inductor L1 and the reservoir capacitor connected across CRD_VCC and GROUND. During this sequence, the average input current is 300 mA typical (Figure [3\)](#page-12-0), assuming the system is fully loaded during the startup. Finally, the application software is responsible for the smart card signal sequence.

On the other hand, at turn off, the CRD_VCC fall time depends upon the external reservoir capacitor and the peak

current absorbed by the internal NMOS transistor built across CRD_VCC and GROUND. These behaviors are depicted in Figure 4.

Since these parameters have finite values, depending upon the external constraints, the designer must take care of these limits if the t_{ON} or the t_{OFF} provided by the data sheets does not meet his requirements.

Figure 4. CRD_VCC Typical Rise and Fall Time

Figure 5. Startup Sequence with ATR

POWER DOWN SEQUENCE

The NCN6001 provides an automatic Power Down sequence, according to the ISO7816−3 specifications, and the communication session terminates immediately. The sequence is launched when the card is extracted, or when the CRD_VCC voltage is overloaded as described by the ISO/CEI 7816−3 sequence depicted hereafter:

ISO7816−3 sequence:

 \rightarrow Force RST to Low

→ Force CLK to Low, unless it is already in this state

 \rightarrow Force C4 & C8 to Low

→ Force CRD_IO to Low

→ Shut Off the CRD_VCC supply

Since the internal digital filter is activated for any card insertion or extraction, the physical power sequence will be activated 50 µs (typical) after the card has been extracted. Of course, such a delay does not exist when the MPU intentionally launches the power down. Figure 6 shows the oscillogram captured in the NCN6001 demo board.

The internal active pull down NMOS connected across CRD_VCC and GND discharges the external reservoir capacitor in 100 μ s (typical), assuming Cout = 10 μ F.

Typical delay between each signal is 500 ns

Figure 6. Typical Power Down Sequence

The internal active pull down NMOS connected across CRD_VCC and GND discharges the external reservoir capacitor in 100 µs (typical), assuming Cout = 10μ F.

DATA I/O LEVEL SHIFTER

The level shifter accommodates the voltage difference that might exist between the microcontroller and the smart card. A pulsed accelerator built−in circuit provides the fast positive going transient according to the ISO7816−3 specifications. The basic I/O level shifter is depicted in Figure 7.

The transaction is valid when the Chip Select pin is Low, the I/O signal being Open Drain or Totem Pole on either sides.

Since the device can operate either in a single or a multiple card system, provisions have been made to avoid CRD_IO current overload. Depending upon the selected mode of operation (ASYNC. or Sync), the card I/O line is respectively connected to either I/O pin 1, or to the MOSI register byte bit 2. On the other hand, the logic level present at the card I/O is feedback to the μ C via the MISO register bit 3. The logic level present at pin 6 controls the connection of the internal pullup as depicted in Table 6.

T/O 1 Rise $231ns$ Eall $131n5$ CRD IO A. 1.00 V ÓП 1.00 V M 500ns Ch2 J ن 1.60

NOTE: Both sides of the interface run with open drain load (worst case condition).

Figure 8. Typical I/O Rise and Fall Time

NOTE: 18 k Ω typical value

GENERAL PURPOSE CRD_C4 AND CRD_C8

These two pins can be used as a logic input to define the address of a given interface (in the range \$00 to \$11), or as a standard C4/C8 access to the smart card's channels. Since these pins can be directly connected to the V_{CC} power supply, both output stages are built with switched NMOS/PMOS totem pole as depicted in Figure 9.

Figure 9. Typical CRD_C4 Output Drive and Logic Control

The C4 and C8 pins are biased by an internal current source to provide a logic one when the pin is left open. In this case, care must be observed to avoid relative low impedance to ground to make sure the pin is at a High logic level. However, it is possible to connect the pin to V_{CC} (battery supply) to force the logic input to a High level, regardless of the input bias. Thanks to the CONTROL internal signal, the system automatically adapts the mode of operation (chip address or data communication) and, except the leakage, no extra current is drawn from the battery to bias these pins when the logic level is High.

When any of these pins is connected to GND, a continuous 1 µA typical sink current will be absorbed from the battery supply.

The switched Totem Pole structure provides the fast positive going transient when the related pin is forced to the High state during a data transfer. In the event of a low impedance connected across C4 or C8 to ground, the current flow is limited to 15 mA, according to the ISO7816−3 specification.

The two general purpose pins can transfer data from the external microcontroller to the card and read back the logic state, but none of these pins can read the data coming from the external smart card. On the other hand, both C4 and C8 can read input logic, hence the physical address of a given chip.

In order to sustain the 8 kV ESD specified for these pins, an extra protection structure Q3 has been implemented to protect the MOS gates of the input circuit.

INTERRUPT

When the system is powered up, the \overline{INT} pin is set to High upon POR signal. The interrupt pin 2 is forced LOW when either a card is inserted/extracted, or when a fault is developed across the CRD_VCC output voltage. This signal is neither combined with the \overline{CS} signal, nor with the chip address. Consequently, an interrupt is placed on the μ C input as soon as one of the condition is met.

The $\overline{\text{INT}}$ signal is clear to High upon one of the condition given in Table 7.

Table 7. INTERRUPT RESET LOGIC

When several interfaces share the same digital μ C bus, it is up to the software to pool the chips, using the MISO register to identify the source of the interrupt.

Figure 10. Basic Interrupt Function

Table 8. INTERRUPT RESET LOGIC OPERATION

SPI PORT

The product communicates to the external microcontroller by means of a serial link using a Synchronous Port Interface protocol, the CLK_SPI being Low or High during the idle state. The NCN6001 is not intended to operate as a Master controller, but execute commands coming from the MPU.

The CLK_SPI, the $\overline{\text{CS}}$ and the MOSI signals are under the microcontroller's responsibility. The MISO signal is generated by the NCN6001, using the CLK_SPI and $\overline{\text{CS}}$

lines to synchronize the bits carried out by the data byte. The basic timings are given in Figure 11 and Figure 12. The system runs with two internal registers associated with the MOSI and MISO data:

WRT_REG is a write only register dedicated to the MOSI data.

READ_REG is a read only register dedicated to the MISO data.

Figure 11. Basic SPI Timings and Protocol

When the \overline{CS} line is High, no data can be written or read on the SPI port. The two data lines becomes active when \overline{CS} = Low, the internal shift register is cleared and the communication is synchronized by the negative going edge of the \overline{CS} signal. The data present on the MOSI line is considered valid on the negative going edge of the CLK_SPI clock and is transferred to the shift register on the next positive edge of the same CLK_SPI clock.

To accommodate the simultaneous MISO transmit, an internal logic identifies the chip address on the fly (reading and decoding the three first bits) and validates the right data present on the line. Consequently, the data format is MSB first to read the first three signal as bits B5, B6 and B7. The chip address is decoded from this logic value and validates the chip according to the C4 and C8 conditions (Figure 12).

Figure 12. Chip Address Decoding Protocol and MISO Sequence

When the eight bits transfer is completed, the content of the internal shift register is latched on the positive going

edge of the $\overline{\text{CS}}$ signal and the NCN6001 related functions are updated accordingly.

Since the four chips present in the Asynchronous Bank have an individual physical address, the system can control several of these chips by sending the data content within the same \overline{CS} frame as depicted in Figure 13. The bits are decoded on the fly and the related sub blocks are updated accordingly. According to the SPI general specification, no code or activity will be transferred to any chip when the $\overline{\text{CS}}$ is High.

When two SPI bytes are sequentially transferred on the MOSI line, the CLK_SPI sequence must be separated by at least one half positive period of this clock (see td_{clk} parameter).

The oscillograms shown in Figure 14 and Figure [15](#page-20-0) illustrate the SPI communication protocol (source: NCN6001 demo board).

Figure 14. Programming Sequence, Chip Address = \$03

Figure 15. MISO Read Out Sequences

DC/DC OPERATION

The power conversion is based on a full bridge structure capable to handle either step up or step down power supply (Figure 16). The operation is fully automatic and, beside the

output voltage programming, does not need any further adjustments.

In order to achieve the 250 μ s max time to discharge CRD_VCC to 400 mV called by the EMV specifications, an active pull down NMOS is provided (Q7) to discharge the external CRD_VCC reservoir capacitor. This timing is guaranteed for a 10 µF maximum load reservoir capacitor value (Figure [4\)](#page-13-0).

The system operates with a two cycles concept (all comments are referenced to Figure [16](#page-20-0) and Figure 17):

1 − Cycle 1 Q1 and Q4 are switched ON and the inductor L1 is charged by the energy supplied by the external battery. During this phase, the pair Q2/Q3 and the pair Q5/Q6 are switched OFF.

> The current flowing the two MOSFET Q1 and Q4 is internally monitored and will be switched OFF when the Ipeak value (depending upon the programmed output voltage value) is reached. At this point, Cycle 1 is completed and Cycle 2 takes place. The ON time is a function of the battery voltage and the value of the inductor network (L and Zr) connected across pins 10/11.

A 4 µs timeout structure ensures the system does run in a continuous Cycle 1 loop

2 − Cycle 2 Q2 and Q3 are switched ON and the energy stored into the inductor L1 is dumped into the external load through Q2. During this phase, the pair Q1/Q4 and the pair Q5/Q6 are switched OFF.

> The current flow period is constant (900 ns typical) and Cycle 1 repeats after this time if the CRD_VCC voltage is below the specified value.

> When the output voltage reaches the specified value (1.8 V, 3.0 V or 5.0 V), O2 and O3 are switched OFF immediately to avoid over voltage on the output load. In the meantime, the two extra NMOS Q5 and Q6 are switched ON to fully discharge any current stored into the inductor, avoiding ringing and voltage spikes over the system. Figure 17 illustrates the theoretical waveforms present in the DC/DC converter.

Figure 17. Theoretical DC/DC Operating Waveforms

When the CRD VCC is programmed to zero volt, or when the card is extracted from the socket, the active pull down Q7 rapidly discharges the output reservoir capacitor, making sure the output voltage is below 0.4 V when the card slides across the ISO contacts.

Based on the experiments carried out during the NCN6001 characterization, the best comprise, at time of printing this document, is to use two 4.7 μ F/10 V/ ceramic/X7R capacitors in parallel to achieve the CRD_VCC filtering. The ESR will not extend 50 m Ω over

the temperature range and the combination of standard parts provide an acceptable –20% to +20% tolerance, together with a low cost. Table [9](#page-22-0) gives a quick comparison between the most common type of capacitors. Obviously, the capacitor must be SMD type to achieve the extremely low ESR and ESL necessary for this application. Figure [18](#page-22-0) illustrates the CRD_VCC ripple observed in the NCN6001 demo board depending upon the type of capacitor used to filter the output voltage.

Table 9. CERAMIC/ELECTROLYTIC CAPACITORS COMPARISON

The DC/DC converter is capable to start with a full load connected to the CRD_VCC output as depicted in Figure 19.

Figure 18. Typical CRD_VCC Ripple Voltage

Figure 20. CRD_VCC Efficiency as a Function of the Input Supply Voltage

In this example, the converter is fully loaded when the system starts from zero.

Figure 19. Output Voltage Startup Under Full Load Conditions

The curves illustrate the typical behavior under full output current load (35 mA, 60 mA and 65 mA), according to EMV specifications.

During the operation, the inductor is subject to high peak current as depicted Figure 21 and the magnetic core must sustain this level of current without damage. In particular, the ferrite material shall not be saturated to avoid uncontrolled current spike during the charge up cycle.

Moreover, since the DC/DC efficiency depends upon the losses developed into the active and passive components, selecting a low ESR inductor is preferred to reduce these losses to a minimum.

Figure 21. Typical Inductor Current

According to the ISO7816−3 and EMV specifications, the interface shall limits the CRD_VCC output current to 200 mA maximum, under short circuit conditions. The NCN6001 supports such a parameter, the limit being depending upon the input and output voltages as depicted in Figure 22.

On the other hand, the circuit is designed to make sure no over current exist over the full temperature range. As a matter of fact, the output current limit is reduced when the temperature increases: see Figure 23.

SMART CARD CLOCK DIVIDER

The main purpose of the built−in clock generator is threefold:

- 1. Adapts the voltage level shifter to cope with the different voltages that might exist between the MPU and the Smart Card.
- 2. Provides a frequency division to adapt the Smart Card operating frequency from the external clock source.
- 3. Controls the clock state according to the smart card specification.

In addition, the NCN6001 adjusts the signal coming from the microprocessor to get the Duty Cycle window as defined by the ISO7816−3 specification.

The byte content of the SPI port, B2 & B3, fulfills the programming functions when \overline{CS} is Low as depicted in Figure 25 and Figure 24. The clock input stage (CLK_IN) can handle a 20 MHz frequency maximum signal, the divider being capable to provide a 1:4 ratio. Of course, the ratio must be defined by the engineer to cope with the Smart Card considered in a given application and, in any case, the output clock [CRD_CLK] shall be limited to 20 MHz maximum. In order to minimize the dI/dt and dV/dV developed in the CRD_CLK line, the output stage includes a special function to adapt the slope of the clock signal for different applications. This function is programmed by the MOSI register (Table [2](#page-10-0): WRT_REG Bits Definitions and Functions) whatever be the clock division.

In order to avoid any duty cycle out of the smart card ISO7816−3 specification, the divider is synchronized by the last flip flop, thus yielding a constant 50% duty cycle, whatever be the divider ratio (Figure 24). Consequently, the output CRD_CLK frequency division can be delayed by four CLK_IN pulses and the microcontroller software must take this delay into account prior to launch a new data transaction. On the other hand, the output signal Duty Cycle cannot be guaranteed 50% if the division ratio is 1 and if the input Duty Cycle signal is not within the 46–56% range.

The input signals CLK_IN and MOSI/b3 are automatically routed to the level shifter and control block according to the mode of operation.

Figure 24. Typical Clock Divider Synchronization

Figure 25. Basic Clock Divider and Level Shifter

The input clock can be divided by $1/1$, $\frac{1}{2}$ or $\frac{1}{4}$, depending upon the specific application, prior to be applied to the smart card driver. On the other hand, the positive and negative going slopes of the output clock (CRD_CLK) can be programmed to optimize the operation of the chip (Table 10). The slope of the output clock can be programmed on the fly, independently of either the CRD_VCC voltage or the operating frequency, but care must be observed as the CRD_RST will reflect the logic state present at MOSI/b4 register.

| B ₀ | B1 | CRD_CLK Division Ratio | CRD_CLK SLO_SLP | CRD CLK FST SLP |
|----------------|-----------|---|----------------------|----------------------------------|
| 0 | | - | Output $Clock = Low$ | Output $Clock = Low$ |
| 0 | | | 10 ns $(typ.)$ | 2 ns (typ.) |
| | | 1/2 | 10 ns $(typ.)$ | 2 ns $(typ.)$ |
| | | 1/4 | 10 ns $(typ.)$ | 2 ns (typ.) |

Table 10. OUTPUT CLOCK RISE AND FALL TIME SELECTION

INPUT SCHMITT TRIGGERS

All the Logic Input pins have built−in Schmitt trigger circuits to protect the NCN6001 against uncontrolled operation. The typical dynamic characteristics of the related pins are depicted in Figure 30.

The output signal is guaranteed to go High when the input voltage is above $0.70*$ V_{CC}, and will go Low when the input voltage is below $0.30*$ V_{CC}.

Figure 30. Typical Schmitt Trigger Characteristic

SECURITY FEATURES

In order to protect both the interface and the external smart card, the NCN6001 provides security features to prevent catastrophic failures as depicted hereafter.

Pin Current Limitation: In the case of a short circuit to ground, the current forced by the device is limited to 15 mA for any pins, except CRD_CLK pin. No feedback is provided to the external MPU.

DC/DC Operation: The internal circuit continuously senses the CRD_VCC voltage and, in the case of either over or under voltage situation, updates the READ_REG register accordingly and forces INT pin to Low. This register can be read out by the MPU.

Battery Voltage: Both the over and under voltage are detected by the NCN6001, the READ_REG register being updated accordingly. The external MPU can read the register through the MISO pin to take whatever is appropriate to cope with the situation.

ESD PROTECTION

The NCN6001 includes silicon devices to protect the pins against the ESD spikes voltages. To cope with the different ESD voltages developed across these pins, the built−in structures have been designed to handle either 2.0 kV, when related to the microcontroller side, or 8.0 kV when connected with the external contacts. Practically, the CRD_RST, CRD_CLK, CRD_IO, CRD_C4, and CRD_C8 pins can sustain 8.0 kV, the maximum short circuit current being limited to 15 mA. The CRD_VCC pin has the same ESD protection, but can source up to 65 mA continuously, the absolute maximum current being internally limited to 150 mA.

PRINTED CIRCUIT BOARD LAYOUT

Since the NCN6001 carries high speed currents together with high frequency clock, the printed circuit board must be carefully designed to avoid the risk of uncontrolled operation of the interface.

A typical single sided PCB layout is provided in Figure [32](#page-28-0) highlighting the ground technique. Dual face printed circuit board may be necessary to solve ringing and cross talk with the rest of the system.

Component Side (Top) Component Side (Top)

Figure 32. NCN6001 Demo Board Printed Circuit Board Layout

Table 11. DEMO BOARD BILL OF MATERIAL

13.All resistors are ±5%, ¼ W , unless otherwise noted. All capacitors are ceramic, ±10%, 6.3 V, unless otherwise noted.

The five interfaces share a common microcontroller bus, a bank of four NCN6001 supporting asynchronous card with a dedicated \overline{CS} line, the fifth one being used by to the synchronous or asynchronous transactions with a unique \overline{CS} line. On the other hand, the only activated I/O pullup resistor shall be one of the Asynchronous bank.

ABBREVIATIONS

ORDERING INFORMATION

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ON Semiconductor and **and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.** ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding
the suitability of its products for any particula

© Semiconductor Components Industries, LLC, 2019 www.onsemi.com

onsemi, ONSOMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property.
A listing of **onsemi**'s product/pate of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products
and applications using **onsemi** or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates,
and distributors harmless against associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal
Opportunity/Affirmative Action Employer. Thi

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: **Email Requests to:** orderlit@onsemi.com

TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

North American Technical Support: Voice Mail: 1 800−282−9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative 单击下面可查看定价,库存,交付和生命周期等信息

[>>ON Semiconductor\(安森美\)](https://www.oneyac.com/brand/1130.html)