MOSFET – Power, N-Channel, POWERTRENCH[®]

100 V, 80 A, 9 m Ω

FDH3632, FDP3632, FDB3632

Features

- $R_{DS(ON)} = 7.5 \text{ m}\Omega$ (Typ.), $V_{GS} = 10 \text{ V}$, $I_D = 80 \text{ A}$
- Q_g (tot) = 84 nC (Typ.), V_{GS} = 10 V
- Low Miller Charge
- Low Q_{rr} Body Diode
- UIS Capability (Single Pulse and Repetitive Pulse)
- These Devices are Pb-Free and are RoHS Compliant

Applications


- Synchronous Rectification
- Battery Protection Circuit
- Motor Drives and Uninterruptible Power Supplies
- Micro Solar Inverter




ON Semiconductor®


www.onsemi.com

V _{DSS}	R _{DS(ON)} MAX	I _D MAX
100 V	9 mΩ	80 A





MARKING DIAGRAM



ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

1

MOSFET MAXIMUM RATINGS (T_C = 25°C, Unless otherwise noted)

Symbol	Parameter		Value	Unit
V _{DSS}	Drain to Source Voltage		100	V
V_{GS}	Gate to Source Voltage		±20	V
I _D	I _D Drain Current	– Continuous (T _C < 111°C, V _{GS} = 10 V)	80	А
		– Continuous (T _{amb} = 25°C, V _{GS} = 10 V, R _{θJA} = 43°C/W)	12	
I _D	Drain Current	– Pulsed	Figure 4	А
E _{AS}	Single Pulse Avalanche En	ergy (Note 1)	337	mJ
PD	Power Dissipation	(T _C = 25°C)	310	W
		– Derate Above 25°C	2.07	W/°C
TJ, T _{STG}	Operating and Storage Ten	nperature Range	–55 to +175	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. Starting $T_J = 25^{\circ}C$, L = 0.12mH, $I_{AS} = 75$ A, $V_{DD} = 80$ V.

THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
R_{\thetaJC}	Thermal Resistance, Junction to Case, Max. TO-220, D ² -PAK, TO-247	0.48	°C/W
R_{\thetaJA}	Thermal Resistance, Junction to Ambient, Max. TO-220 (Note 2)	62	°C/W
R_{\thetaJA}	Thermal Resistance, Junction to Ambient, D^2 –PAK, Max. 1 in ² copper pad area	43	°C/W
$R_{ hetaJA}$	Thermal Resistance, Junction to Ambient, Max. TO-247 (Note 2)	30	°C/W

2. Pulse Width = 100 s

PACKAGE MARKING AND ORDERING INFORMATION

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDB3632	FDB3632	D ² -PAK	330 mm	24 mm	800 Units
FDP3632	FDP3632	TO-220	Tube	N/A	50 Units
FDH3632	FDH3632	TO-247	Tube	N/A	30 Units

ELECTRICAL CHARACTERISTICS ($T_C = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit		
OFF CHARACT	OFF CHARACTERISTICS							
B _{VDSS}	Drain to Source Breakdown Voltage	I_D = 250 μ A, V_{GS} = 0 V	100			V		
I _{DSS}	Zero Gate Voltage Drain Current	V_{DS} = 80 V, V_{GS} = 0 V			1	μA		
		V_{DS} = 80 V, V_{GS} = 0 V, T_{C} = 150°C			250			
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}$			±100	nA		

ON CHARACTERISTICS

V _{GS(TH)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, \ I_D = 250 \ \mu A$	2.0		4.0	V
R _{DS(ON)}	Drain to Source On Resistance	$I_D = 80 \text{ A}, V_{GS} = 10 \text{ V}$		0.0075	0.009	Ω
		$I_D = 40 \text{ V}, \text{ V}_{GS} = 6 \text{ V}$		0.009	0.015	
		I_D = 80 A, V_{GS} = 10 V, T_C = 175 $^\circ C$		0.018	0.022	

DYNAMIC CHARACTERISTICS

C _{iss}	Input Capacitance	V_{DS} = 25 V, V_{GS} = 0 V, f = 1 MHz	6000		pF
C _{oss}	Output Capacitance	1	820		pF
C _{rss}	Reverse Transfer Capacitance	1	200		pF
Q _{g(tot)}	Total Gate Charge at 10 V	$V_{GS} = 0 V \text{ to } 10 V,$ $V_{DD} = 50 V, I_D = 80 A, I_g = 1 mA$	84	110	nC
Q _{g(th)}	Threshold Gate Charge	V_{GS} = 0 V to 2 V, V_{DD} = 50 V, I _D = 80 A, I _g = 1 mA	11	14	nC
Q _{gs}	Gate to Source Gate Charge	$V_{DD} = 50 \text{ V}, \text{ I}_{D} = 80 \text{ A}, \text{ I}_{g} = 1 \text{ mA}$	30		nC
Q _{gs2}	Gate Charge Threshold to Plateau	1	20		nC
Q _{gd}	Gate to Drain "Miller" Charge		20		nC

RESISTIVE SWITCHING CHARACTERISTICS (V_{GS} = 10 V)

t _{ON}	Turn-On Time	V_{DD} = 50 V, I _D = 80 A, V _{GS} = 10 V, R _{GS} = 3.6 Ω		102	ns
t _{d(ON)}	Turn-On Delay Time	$v_{GS} = 10$ V, $H_{GS} = 3.6$ S2	30		ns
t _r	Rise Time		39		ns
t _{d(OFF)}	Turn-Off Delay Time		96		ns
t _f	Fall Time		46		ns
t _{OFF}	Turn-Off Time			213	ns


DRAIN-SOURCE DIODE CHARACTERISTICS

V _{SD}	Source to Drain Diode Voltage	I _{SD} = 80 A		1.25	V
		I _{SD} = 40 A		1	V
t _{rr}	Reverse Recovery Time	I_{SD} = 75 A, dI _{SD} /dt = 100 A/µs		64	ns
Q _{RR}	Reverse Recovered Charge			120	nC


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

TYPICAL CHARACTERISTICS

 $T_C = 25^{\circ}C$ unless otherwise noted



Dissipation vs. Ambient Temperature







Figure 3. Normalized Maximum Transient Thermal Impedance



www.onsemi.com 4

Downloaded From Oneyac.com

TYPICAL CHARACTERISTICS (Continued)

 $T_C = 25^{\circ}C$ unless otherwise noted




Figure 5. Forward Bias Safe Operating Area




Figure 7. Transfer Characteristics




Figure 9. Drain to Source On Resistance vs Drain Current




Figure 6. Unclamped Inductive Switching Capability






Figure 8. Saturation Characteristics







TYPICAL CHARACTERISTICS (Continued)

 T_C = 25°C unless otherwise noted




Figure 11. Normalized Gate Threshold Voltage vs. Junction Temperature




Figure 13. Capacitance vs. Drain to Source Voltage




Figure 12. Normalized Drain to Source Breakdown Voltage vs Junction Temperature





Figure 14. Gate Charge Waveforms for Constant Gate Currents

TEST CIRCUITS WAVEFORMS








Figure 16. Unclamped Energy Waveforms




Figure 17. Gate Charge Test Circuit




Figure 19. Switching Time Test Circuit





Figure 18. Gate Charge Waveforms





Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature, TJM, and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, PDM, in an application. Therefore the application's ambient temperature, TA (°C), and thermal resistance $R_{\theta JA}$ (°C/W) must be reviewed to ensure that T_{JM} is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$\mathsf{P}_{\mathsf{DM}} = \frac{(\mathsf{T}_{\mathsf{JM}} - \mathsf{T}_{\mathsf{A}})}{\mathsf{R}_{\Theta\mathsf{JA}}} \tag{eq. 1}$$

In using surface mount devices such as the TO-263 package, the environment in which it is applied will have a significant influence on the parts current and maximum power dissipation ratings. Precise determination of PDM is complex and influenced by many factors:

- 1. Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- 2. The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- 6. For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

ON Semiconductor provides thermal information to assist the designer's preliminary application evaluation. Figure 21 defines the $R_{\theta JA}$ for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1 oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the ON Semiconductor device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve.

Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2 or 3. Equation 2 is used for copper area defined in inches square and equation 3 is for area in centimeter square. The area, in square inches or square centimeters is the top copper area including the gate and source pads.

$$R_{\Theta JA} = 26.51 + \frac{19.84}{(0.262 + Area)}$$
 (eq. 2)

Area in in².

$$R_{\Theta JA} = 26.51 + \frac{128}{(1.69 + Area)}$$
 (eq. 3)

Area in cm².




Figure 21. Thermal Resistance vs. Mounting Pad Area

PSPICE Electrical Model

.SUBCKT FDB3632 2 1 3 ; rev May 2002

.MODEL DbodyMOD D (IS=5.9E-11 N=1.07 RS=2.3e-3 TRS1=3.0e-3 TRS2=1.0e-6 + CJO=4e-9 M=0.58 TT=4.8e-8 XTI=4.2) .MODEL DbreakMOD D (RS=0.17 TRS1=3.0e-3 TRS2=-8.9e-6) .MODEL DplcapMOD D (CJO=15e-10 IS=1.0e-30 N=10 M=0.6)

```
.MODEL MstroMOD NMOS (VTO=4.1 KP=200 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MmedMOD NMOS (VTO=3.4 KP=10.0 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=1.1)
.MODEL MweakMOD NMOS (VTO=2.75 KP=0.05 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=1.1e+1 RS=0.1)
```

.MODEL RbreakMOD RES (TC1=1.0e-3 TC2=-1.7e-6) .MODEL RdrainMOD RES (TC1=8.5e-3 TC2=2.8e-5) .MODEL RSLCMOD RES (TC1=2.0e-3 TC2=2.0e-6)

.MODEL RsourceMOD RES (TC1=4e-3 TC2=1e-6)

.MODEL RvthresMOD RES (TC1=-4.0e-3 TC2=-1.8e-5)

.MODEL RvtempMOD RES (TC1=-4.4e-3 TC2=2.2e-6)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-4 VOFF=-2)


.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-2 VOFF=-4)

.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-0.8 VOFF=0.4)

.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0.4 VOFF=-0.8)

.ENDS

NOTE: For further discussion of the PSPICE model, consult A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.





SABER Electrical Model

```
REV May 2002
template FDB3632 n2,n1,n3
electrical n2,n1,n3
{
var i iscl
dp..model dbodymod = (isl=5.9e-11,nl=1.07,rs=2.3e-3,trs1=3.0e-3,trs2=1.0e-6,cjo=4e-9,m=0.58,tt=4.8e-8,xti=4.2)
dp..model dbreakmod = (rs=0.17, trs1=3.0e-3, trs2=-8.9e-6)
dp..model dplcapmod = (cjo=15e-10,isl=10.0e-30,nl=10,m=0.6)
m..model mstrongmod = (type= n,vto=4.1,kp=200,is=1e-30,tox=1)
m..model mmedmod = (type=_n,vto=3.4,kp=10.0,is=1e-30, tox=1)
m..model mweakmod = (type= n,vto=2.75,kp=0.05,is=1e-30,tox=1,rs=0.1)
sw vcsp..model s1amod = (ron=1e-5,roff=0.1,von=-4,voff=-2)
sw vcsp..model s2amod = (ron=1e-5,roff=0.1,von=-0.8,voff=0.4)
sw vcsp..model s2bmod = (ron=1e-5,roff=0.1,von=0.4,voff=-0.8)
c.ca n12 n8 = 1.7e-9
c.cb n15 n14 = 2.5e-9
c.cin n6 n8 = 6.0e-9
dp.dbody n7 n5 = model=dbodymod
dp.dbreak n5 n11 = model=dbreakmod
dp.dplcap n10 n5 = model=dplcapmod
spe.ebreak n11 n7 n17 n18 = 102.5
spe.eds n14 n8 n5 n8 = 1
spe.egs n13 n8 n6 n8 = 1
spe.esg n6 n10 n6 n8 = 1
spe.evthres n6 n21 n19 n8 = 1
spe.evtemp n20 n6 n18 n22 = 1
i.it n8 n17 = 1
1.1gate n1 n9 = 5.61e-9
1.1 drain n2 n5 = 1.0 e-9
1.1source n3 n7 = 2.7e-9
res.rlgate n1 n9 = 56.1
res.rldrain n2 n5 = 10
res.rlsource n3 n7 = 27
m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u
m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u
m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u
res.rbreak n17 n18 = 1, tc1=1.0e-3,tc2=-1.7e-6
res.rdrain n50 n16 = 3.8e-3, tc1=8.5e-3,tc2=2.8e-5
res.rgate n9 n20 = 1.1
res.rslc1 n5 n51 = 1.0e-6, tc1=2.0e-3,tc2=2.0e-6
res.rslc2 n5 n50 = 1.0e3
res.rsource n8 n7 = 2.5e-3, tc1=4e-3,tc2=1e-6
res.rvthres n22 n8 = 1, tc1 = -4.0e - 3, tc2 = -1.8e - 5
res.rvtemp n18 n19 = 1, tc1=-4.4e-3,tc2=2.2e-6
sw vcsp.s1a n6 n12 n13 n8 = model=s1amod
sw vcsp.s1b n13 n12 n13 n8 = model=s1bmod
sw vcsp.s2a n6 n15 n14 n13 = model=s2amod
sw vcsp.s2b n13 n15 n14 n13 = model=s2bmod
v.vbat n22 n19 = dc=1
equations {
i(n51 -> n50) += iscl
```

iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/350))**3))}}




Figure 23. SABER Electrical Model

SPICE Thermal Model

REV May 2002

FDB3632

CTHERM1 TH 6 7.5e-3 CTHERM2 6 5 8.0e-3 CTHERM3 5 4 9.0e-3 CTHERM4 4 3 2.4e-2 CTHERM5 3 2 3.4e-2 CTHERM6 2 TL 6.5e-2

RTHERM1 TH 6 3.1e-4 RTHERM2 6 5 2.5e-3 RTHERM3 5 4 2.2e-2 RTHERM4 4 3 8.1e-2 RTHERM5 3 2 1.35e-1 RTHERM6 2 TL 1.5e-1

SABER Thermal Model

SABER thermal model FDB3632 template thermal_model th tl thermal_c th, tl { ctherm.ctherm1 th 6 =7.5e-3 ctherm.ctherm2 6 5 =8.0e-3 ctherm.ctherm3 5 4 =9.0e-3 ctherm.ctherm4 4 3 =2.4e-2 ctherm.ctherm5 3 2 =3.4e-2 ctherm.ctherm6 2 tl =6.5e-2 rtherm.rtherm1 th 6 =3.1e-4 rtherm.rtherm1 th 6 =3.1e-4 rtherm.rtherm3 5 4 =2.2e-2 rtherm.rtherm3 5 4 =2.2e-2 rtherm.rtherm4 4 3 =8.1e-2 rtherm.rtherm5 3 2 =1.35e-1

rtherm.rtherm6 2 tl =1.5e-1

}





Figure 24. Thermal Model

POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.






ON Semiconductor and unarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights or the rights of others.

© Semiconductor Components Industries, LLC, 2019







ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the right or there.

MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS







© Semiconductor Components Industries, LLC, 2018

rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights or the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such u

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales 单击下面可查看定价,库存,交付和生命周期等信息

>>ON Semiconductor(安森美)