Dual D-Type Flip-Flop with Set and Reset

The MC74VHC74 is an advanced high speed CMOS D-type flip-flop fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

The signal level applied to the D input is transferred to Q output during the positive going transition of the Clock pulse.

Reset (\overline{RD}) and Set (\overline{SD}) are independent of the Clock (CP) and are accomplished by setting the appropriate input Low.


The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7.0 V, allowing the interface of 5.0 V systems to 3.0 V systems.

Features

- High Speed: $f_{max} = 170 MHz$ (Typ) at $V_{CC} = 5V$
- Low Power Dissipation: $I_{CC} = 2\mu A$ (Max) at $T_A = 25^{\circ}C$
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Designed for 2.0 V to 5.5 V Operating Range
- Low Noise: V_{OLP} = 0.8 V (Max)
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- ESD Performance:

Human Body Model > 2000 V; Machine Model > 200 V

- Chip Complexity: 128 FETs or 32 Equivalent Gates
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant






Figure 1. LOGIC DIAGRAM



ON Semiconductor®

www.onsemi.com

MARKING DIAGRAMS





A = Assembly Location WL, L = Wafer Lot Y, YY = Year WW, W = Work Week G or ■ = Pb-Free Package (Note: Microdot may be in either location)

FUNCTION TABLE

	Inp	uts		Out	puts
SD RD CP D			Q	Q	
L	Н	Х	Х	н	L
н	L	Х	Х	L	н
L	L	Х	Х	H*	H*
Н	Н		н	н	L
н	Н	_	L	L	н
н	Н	L	Х	No Cł	nange
н	н	Н	Х	No Cł	nange
Н	Н	\sim	Х	No Cł	nange

*Both outputs will remain high as long as Set and Reset are low, but the output states are unpredictable if Set and Reset go high simultaneously.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

RD1 [1●	14	□ v _{cc}
D1 [2	13] RD2
CP1 [3	12	D D2
SD1 [4	11	CP2
Q1 [5	10	D SD2
Q1	6	9] Q2
gnd [7	8] <u>Q2</u>

Figure	2.	PIN	ASSI	GNN	/ENT
iguio	_		700		

MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
V _{CC}	DC Supply Voltage		- 0.5 to + 7.0	V
V _{in}	DC Input Voltage		– 0.5 to + 7.0	V
V _{out}	DC Output Voltage		-0.5 to V_{CC} + 0.5	V
I _{IK}	Input Diode Current		-20	mA
I _{ОК}	Output Diode Current		±20	mA
I _{out}	DC Output Current, per Pin		±25	mA
I _{CC}	DC Supply Current, V_{CC} and GN	ID Pins	±50	mA
P _D	Power Dissipation in Still Air,	SOIC Packages† TSSOP Package†	500 450	mW
T _{stg}	Storage Temperature		–65 to +150	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and Vout should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC}. Unused inputs must always be

tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. †Derating

SOIC Packages: $- \ 7 \ mW/^\circ C$ from 65° to $125^\circ C$ TSSOP Package: - 6.1 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	DC Supply Voltage	2.0	5.5	V
V _{in}	DC Input Voltage	0	5.5	V
V _{out}	DC Output Voltage	0	V _{CC}	V
T _A	Operating Temperature, All Package Types	-55	+ 125	°C
t _r , t _f	Input Rise and Fall Time $ \begin{array}{c} V_{CC} = 3.3V \pm 0.3V \\ V_{CC} = 5.0V \pm 0.5V \end{array} $	0 0	100 20	ns/V

DC ELECTRICAL CHARACTERISTICS

			V _{CC}		T _A = 25°C		T _A = −55°C	to +125°C	
Symbol	Parameter	Test Conditions	v	Min	Тур	Max	Min	Max	Unit
V _{IH}	Minimum High-Level Input Voltage		2.0 3.0 to 5.5	1.50 V _{CC} x 0.7			1.50 V _{CC} x 0.7		V
V _{IL}	Maximum Low-Level Input Voltage		2.0 3.0 to 5.5			0.50 V _{CC} x 0.3		0.50 V _{CC} x 0.3	V
V _{OH}	Minimum High-Level Output Voltage		2.0 3.0 4.5	1.9 2.9 4.4	2.0 3.0 4.5		1.9 2.9 4.4		V
		$V_{in} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = - 4mA$ $I_{OH} = - 8mA$	3.0 4.5	2.58 3.94			2.48 3.80		
V _{OL}	Maximum Low-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 50 \mu A$	2.0 3.0 4.5		0.0 0.0 0.0	0.1 0.1 0.1		0.1 0.1 0.1	V
		$V_{in} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 4mA$ $I_{OL} = 8mA$	3.0 4.5			0.36 0.36		0.44 0.44	
l _{in}	Maximum Input Leakage Current	V _{in} = 5.5V or GND	0 to 5.5			±0.1		±1.0	μΑ
I _{CC}	Maximum Quiescent Supply Current	$V_{in} = V_{CC}$ or GND	5.5			2.0		20.0	μΑ

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3.0$ ns)

				٦	Γ _A = 25°0	2	T _A = −55°C	C to +125°C	
Symbol	Parameter	Test Condi	tions	Min	Тур	Max	Min	Max	Unit
t _{PLH} , t _{PHL}	Maximum Propagation Delay, CP to Q or \overline{Q}	$V_{CC}=3.3\pm0.3V$	$C_L = 15pF$ $C_L = 50pF$		6.7 9.2	11.9 15.4	1.0 1.0	14.0 17.5	ns
		$V_{CC} = 5.0 \pm 0.5 V$	$C_L = 15pF$ $C_L = 50pF$		4.6 6.1	7.3 9.3	1.0 1.0	8.5 10.5	
t _{PLH} , t _{PHL}	Maximum Propagation Delay, \overline{SD} or \overline{RD} to Q or \overline{Q}	$V_{CC}=3.3\pm0.3V$	$C_L = 15pF$ $C_L = 50pF$		7.6 10.1	12.3 15.8	1.0 1.0	14.5 18.0	ns
		$V_{CC} = 5.0 \pm 0.5 V$	C _L = 15pF C _L = 50pF		4.8 6.3	7.7 9.7	1.0 1.0	9.0 11.0	
f _{max}	Maximum Clock Frequency (50% Duty Cycle)	$V_{CC}=3.3\pm0.3V$	C _L = 15pF C _L = 50pF	80 50	125 75		70 45		MHz
		$V_{CC}=5.0\pm0.5V$	C _L = 15pF C _L = 50pF	130 90	170 115		110 75		
C _{in}	Maximum Input Capacitance				4	10		10	pF

		Typical @ 25°C, V _{CC} = 5.0V		
C _{PD}	Power Dissipation Capacitance (Note 1)	25	pF	

1. C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $I_{CC(OPR)} = C_{PD} \bullet V_{CC} \bullet f_{in} + I_{CC}/2$ (per flip-flop). C_{PD} is used to determine the no-load dynamic power consumption; $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_{in} + I_{CC} \bullet V_{CC}$.

TIMING REQUIREMENTS (Input t_r = t_f = 3.0ns)


		V _{CC}	Guaranteed Limit		
Symbol	Parameter	V	T _A = 25°C	$T_A = -55^{\circ}C$ to $+125^{\circ}C$	Unit
t _w	Minimum Pulse Width, CP	$\begin{array}{c} 3.3 \pm 0.3 \\ 5.0 \pm 0.5 \end{array}$	6.0 5.0	7.0 5.0	ns
t _w	Minimum Pulse Width, RD or SD	$\begin{array}{c} 3.3 \pm 0.3 \\ 5.0 \pm 0.5 \end{array}$	6.0 5.0	7.0 5.0	ns
t _{su}	Minimum Setup Time, D to CP	$\begin{array}{c} 3.3 \pm 0.3 \\ 5.0 \pm 0.5 \end{array}$	6.0 5.0	7.0 5.0	ns
t _h	Minimum Hold Time, D to CP	$\begin{array}{c} 3.3 \pm 0.3 \\ 5.0 \pm 0.5 \end{array}$	0.5 0.5	0.5 0.5	ns
t _{rec}	Minimum Recovery Time, SD or RD to CP	$\begin{array}{c} 3.3 \pm 0.3 \\ 5.0 \pm 0.5 \end{array}$	5.0 3.0	5.0 3.0	ns

ORDERING INFORMATION

Device	Package	Shipping [†]
MC74VHC74DR2G	SOIC-14 (Pb-Free)	2500 / Tape & Reel
MC74VHC74DTG	TSSOP-14 (Pb-Free)	96 Units / Rail
MC74VHC74DTR2G	TSSOP-14 (Pb-Free)	2500 / Tape & Reel
NLV74VHC74DTR2G*	TSSOP-14 (Pb-Free)	2500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP

Capable.








Figure 3.

Figure 4.

Switching Waveforms





*Includes all probe and jig capacitance

Figure 6.

Figure 5.




Figure 7. Input Equivalent Circuit


DUSEM

0.068

0.019

0.344

0.244



DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

Electronic versions are uncontrolled except when accessed directly from the Document Repository. DOCUMENT NUMBER: 98ASB42565B Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DESCRIPTION:** SOIC-14 NB PAGE 1 OF 2 onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

SOIC-14 CASE 751A-03 ISSUE L

DATE 03 FEB 2016

STYLE 1: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. NO CONNECTION 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. NO CONNECTION 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 2: CANCELLED	STYLE 3: PIN 1. NO CONNECTION 2. ANODE 3. ANODE 4. NO CONNECTION 5. ANODE 6. NO CONNECTION 7. ANODE 8. ANODE 9. ANODE 10. NO CONNECTION 11. ANODE 12. ANODE 13. NO CONNECTION 14. COMMON CATHODE	STYLE 4: PIN 1. NO CONNECTION 2. CATHODE 3. CATHODE 4. NO CONNECTION 5. CATHODE 6. NO CONNECTION 7. CATHODE 8. CATHODE 9. CATHODE 10. NO CONNECTION 11. CATHODE 12. CATHODE 13. NO CONNECTION 14. COMMON ANODE
STYLE 5:	STYLE 6:	STYLE 7:	STYLE 8:
PIN 1. COMMON CATHODE	PIN 1. CATHODE	PIN 1. ANODE/CATHODE	PIN 1. COMMON CATHODE
2. ANODE/CATHODE	2. CATHODE	2. COMMON ANODE	2. ANODE/CATHODE
3. ANODE/CATHODE	3. CATHODE	3. COMMON CATHODE	3. ANODE/CATHODE
4. ANODE/CATHODE	4. CATHODE	4. ANODE/CATHODE	4. NO CONNECTION
5. ANODE/CATHODE	5. CATHODE	5. ANODE/CATHODE	5. ANODE/CATHODE
6. NO CONNECTION	6. CATHODE	6. ANODE/CATHODE	6. ANODE/CATHODE
7. COMMON ANODE	7. CATHODE	7. ANODE/CATHODE	7. COMMON ANODE
8. COMMON CATHODE	8. ANODE	8. ANODE/CATHODE	8. COMMON ANODE
9. ANODE/CATHODE	9. ANODE	10. ANODE/CATHODE	9. ANODE/CATHODE
10. ANODE/CATHODE	10. ANODE	11. COMMON CATHODE	10. ANODE/CATHODE
11. ANODE/CATHODE	11. ANODE	12. COMMON CATHODE	11. NO CONNECTION
12. ANODE/CATHODE	12. ANODE	13. ANODE/CATHODE	12. ANODE/CATHODE
13. NO CONNECTION	13. ANODE	14. ANODE/CATHODE	13. ANODE/CATHODE
14. COMMON ANODE	14. ANODE	14. ANODE/CATHODE	14. COMMON CATHODE

DOCUMENT NUMBER:	98ASB42565B	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-14 NB		PAGE 2 OF 2		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights or the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such u

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales 单击下面可查看定价,库存,交付和生命周期等信息

>>ON Semiconductor(安森美)